DatasheetsPDF.com

 JEDEC Standard  Internal pipelined double-data-rate architecture, two data access per clock cycle  Bi-directional data strobe (DQS)  No DLL; CLK to DQS is not synchronized.  Differential clock inputs (CLK and CLK )  Four bank operation  CAS L...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)