•
•
•
•
•
• 32-bit RISC, load/store architecture, 5-stage pipeline Operating clock frequency: Internal 25 MHz/external 25 MHz (PLL used at source oscillation 12.5 MHz) General purpose registers: 32 bits × 16 16-bit fixed length instructions (basic instructions), 1 instruction/1 cycle Memory t...
MB91F109 PDF File
