www.fairchildsemi.com
ML6553
Bus Termination Regulator
Features
Can source and sink up to 1A Generates termination voltages for DDR SDRAM, SSTL_2 SDRAM, SGRAM, or equivalent memories Generates termination voltages for active termination schemes for GTL+, DDR, Rambus™, VME, LV-TTL, PECL and other high speed logic VL regulated to within 3% at 800mA ...
