Analog Front-End. NJM45001 Datasheet

NJM45001 Datasheet PDF


Part Number

NJM45001

Description

Analog Front-End

Manufacture

JRC

Total Page 20 Pages
Datasheet
Download NJM45001 Datasheet



NJM45001
NJM45001
Analog Front-End IC for Power Line Communication
FEATURES
Higher Integration
Power line driver with Thermal protection
and current limit and low noise receiver amplifier
Higher transmit performance
High output current : 3A(typical) output current
provide high transmission power even under lower
power line impedance circumstance
Low distortion (THD -60dB(typical) )
It gives designer easier design for circuit under all
of regulations (Cenerec/ARIB/FCC)
Flexible receive gain control
-18dB/-6dB/0dB/+12dB
Power supply
8V to 22V (Typical usage 12V/15V)
Small package
HTSSOP24
APPLICATION
Smart Meter
Lighting system
●HEMS system
GENERAL DESCRIPTION
The NJM45001 is an integrated, Powerline commu-
nications (PLC) analog front-end (AFE) device that is
capable of capacitive- or transformer-coupled connect-
tions to the powerline while under the control of a
Renesas Electronics Corporation Modem IC (e.g.
uPD809508K8).
The integrated driver is able to drive low-impedance line
that require up to 3.0A (typical) into reactive road.
The integrated receiver is able to select gain that is
-18dB, -6dB, 0dB and +12dB.
The NJM45001 operates from a single power supply in
the range of 8V to 22V. At maximum output current, a wide
range output swing provides an 11-Vpp capability with a
nominal 15V supply.
The NJM45001 is internally protected against over-
temperature conditions. It also provides an adjustable
current limit. An interrupt output is provided that indicates
thermal limit. There is also shutdown pin that can be used
to quickly put the device into its lowest power state.
The NJM45001 is housed in a thermally-enhanced,
surface-mount exposure-Pad package (HTSSOP24)
Operation is specified over the junction temperature of
-40˚C to +150˚C.
BLOCK DIAGRAM
Ver.2.0
http://www.njr.com/
-1-

NJM45001
■ PIN CONFIGURATION
NJM45001
HSSOP24
PIN No.
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
SYMBOL
TXOUT1
TXOUT2
VDD1
VDD1
D.N.C(Keep open)
ILIM
TJALM1
TJALM2
RXGAIN
GND
RXIN
VDD4
RXENB
RXSATT
RXOUT
VREFIN_RX
VREFIN_TX
VDD3
VREFOUT
TXENB
D.N.C
VDD2
TXINP
TXINN
DESCRIPTIONT
Transmitter output
Transmitter output
Power supply of Transmitter output stage
Power supply of Transmitter output stage
Non connect. Must be open. (Do not connect)
Adjust limitation of Transmitter output current
with external resistor
The alarm signal of the limit of junction temperature
(L: shutdown, H: normal operation)
The alarm signal of the high junction temperature
(L: request low duty cycle, H: normal operation)
Receive amplifier gain control (L: +12dB, H: 0dB)
Ground
Receiver input
Power Supply of Receiver
Receive enable control (L: active, H: sleep)
Receive attenuate control (L: 0dB, H: -18dB)
Receiver output
Reference voltage bias input of Receiver
Reference voltage bias input of Transmitter
Power Supply of Bias circuit for Transmitter
Reference voltage bias output of Transmitter
Transmitter enable control (L: active, H: sleep)
Non connect. Must be open. (Do not connect)
Power supply of Transmitter main part
Transmit positive input
Transmit negative input
MARK INFORMATION
NJM45001 VP1 (TE1)
Device Name Package
Taping form
-2-
http://www.njr.com/
Ver.2.0




@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)