• Phase-Locked Loop Clock distribution for PC100/PC133 SDRAM applications
• When outputs are disabled, the PLL and feedback output are adjusted to 50 percent, independent of the duty cycle at CLK. Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When ...
PCK2509SL PDF File
