DatasheetsPDF.com

PLL205-01

Part Number	PLL205-01
Manufacturer	PhaseLink
Description	Motherboard Clock Generator
Published	Feb 9, 2006
Detailed Description	FEATURES • • w w• • • • • • • • w Generates all clock frequencies for VIA K7 chip sets requiring multiple CPU clocks ...
Datasheet	PLL205-01 PDF File

Overview

FEATURES • • w w• • • • • • • • w Generates all clock frequencies for VIA K7 chip sets requiring multiple CPU clocks and high speed SDRAM buffers.
Support one pair of differential CPU clocks, one open-drain CPU, 6 PCI and 13 high-speed SDRAM buffers for 3-DIMM applications.
One 24_48MHz clock and one 48MHz clock.
Two14.
318MHz reference clocks.
Power management control to stop CPU, and Power down Mode from I2C programming.
Support 2-wire I2C serial bus interface with builtin Vendor ID, Device ID and Revision ID.
Single byte micro-step linear Frequency Programming via I2C with Glitch free smooth switching.
Spread Spectrum ± 0.
25% center spread, 0 to − 0.
5% downspread.
50% duty cycle with lo...

Similar Datasheet

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)