DatasheetsPDF.com

§ § § § § § § 18 output buffer for high clock fanout applications Each output can be internally disabled for EMI reduction VDD=3.3 volts for chip Vdd Output frequency range 10 Mhz to 100 Mhz < 250ps skew between output clocks 48-pin SSOP package Sing...

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)