SN75512C Datasheet | etcTI





[Recommendation Datasheet]

SN75512C Datasheet PDF

Part Number SN75512C
Description Vacuum Fluorescent Display Drivers
Manufacture etcTI
Total Page 7 Pages
PDF Download Download SN75512C Datasheet

Features: Datasheet pdf ą • Each Device Drives 12 Lines • 6 0-V Output Voltage Swing Capability • 25-mA Output Source Current Capability • High-Speed Serially-Shifted Data I nput • TTL-Compatible Inputs • Latc hes on All Driver Outputs description T he SN65512C and SN75512C are monolithic BIDFET† integrated circuits designed to drive a dot matrix or segmented vac uum fluorescent display. All device inp uts are diode-clamped pnp inputs and as sume a high logic level when open circu ited. The nominal input threshold is 1. 5 V. Outputs are totem-pole structures formed by an npn emitter follower and d ouble-diffused MOS (DMOS) transistors. The device consists of a 12-bit shift r egister, 12 latches, and 12 output AND gates. Serial data is entered into the shift register on the low-to-high trans ition of CLOCK. When high, LATCH ENABLE transfers the shift register contents to the outputs of the 12 latches. The a ctive-low STROBE input enables all Q ou tputs. Serial data output from the shift register can be used to cascade shift.

Keywords: SN75512C, datasheet, pdf, etcTI, Vacuum, Fluorescent, Display, Drivers, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

SN75512C Datasheet
ą
Each Device Drives 12 Lines
60-V Output Voltage Swing Capability
25-mA Output Source Current Capability
High-Speed Serially-Shifted Data Input
TTL-Compatible Inputs
Latches on All Driver Outputs
description
The SN65512C and SN75512C are monolithic
BIDFETintegrated circuits designed to drive a
dot matrix or segmented vacuum fluorescent
display.
All device inputs are diode-clamped pnp inputs
and assume a high logic level when open
circuited. The nominal input threshold is 1.5 V.
Outputs are totem-pole structures formed by an
npn emitter follower and double-diffused MOS
(DMOS) transistors.
The device consists of a 12-bit shift register,
12 latches, and 12 output AND gates. Serial data
is entered into the shift register on the low-to-high
transition of CLOCK. When high, LATCH ENABLE
transfers the shift register contents to the outputs
of the 12 latches. The active-low STROBE input
enables all Q outputs. Serial data output from the
shift register can be used to cascade shift
registers. This output is not affected by LATCH
ENABLE or STROBE.
The SN65512C is characterized for operation
from − 40°C to 85°C. The SN75512C is
characterized for operation from 0°C to 70°C.
SN65512C, SN75512C
VACUUM FLUORESCENT DISPLAY DRIVERS
ą
SLDS054 − D3516, MAY 1990
DW OR N PACKAGE
(TOP VIEW)
Q11
Q12
STROBE
SERIAL OUT
DATA IN
VCC1
CLOCK
LATCH ENABLE
Q1
Q2
1
2
3
4
5
6
7
8
9
10
20 Q10
19 Q9
18 Q8
17 Q7
16 VCC2
15 GND
14 Q6
13 Q5
12 Q4
11 Q3
logic symbol
8
LATCH ENABLE
3
STROBE
7
CLOCK
TTL / VAC
FLUOR DISPLAY
SRG12
C1/
5
DATA IN
2D 3
2D 3
2D 3
2D 3
2D 3
2D 3
2D 3
2D 3
2D 3
2D 3
2D 3
2D 3
9
Q1
10
Q2
11
Q3
12
Q4
13
Q5
14
Q6
17
Q7
18
Q8
19
Q9
20
Q10
1
Q11
2
Q12
4
SERIAL OUT
This symbol is in accordance with ANSI/IEEE Std 91-1984
and IEC Publication 617-12.
† BIDFET − Bipolar, double-diffused, N-channel and P-channel MOS transistors on same chip. This is a patented process.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright 1990, Texas Instruments Incorporated
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77001
4−1

SN75512C Datasheet
SN65512C, SN75512C
VACUUM FLUORESCENT DISPLAY DRIVERS
ą
SLDS054 − D3516, MAY 1990
logic diagram (positive logic)
STROBE
LATCH
ENABLE
DATA IN
CLOCK
Shift
Register
1D
C1
R1
Latches
C2
LC1
2D
Q1
ą
1D
C1
R2
C2
2D LC2
Q2
1D
C1
R11
C2
LC11
2D
8 Stages
(Q3 thru Q10)
Not Shown
Q11
1D
C1
R12
C2
LC12
2D
Q12
SERIAL OUT
FUNCTION TABLE
CONTROL INPUTS
FUNCTION
CLOCK
LATCH
ENABLE
STROBE
SHIFT REGISTER
R1 THRU R12
LATCHES
LC1 THRU LC12
SERIAL
OUTPUTS
Q1 THRU Q12
Load
No
X
X Load and shift†
No change
Determined by LATCH
ENABLE‡
R12 Determined by STROBE
Latch
X
L
H
Stored data
X As determined above New data
R12 Determined by STROBE
Strobe
X
X
H
L
As determined above
Determined by LATCH
ENABLE‡
R12 All L
LC1 thru LC12, respectively
H = high level, L = low level, X = irrelevant, = low-to-high-level transition
R12 takes on the state of R11, R11 takes on the state of R10, . . . R2 takes on the state of R1, and R1 takes on the state of the data input.
New data enter the latches while LATCH ENABLE is high. These data are stored while LATCH ENABLE is low.
4−2
POST OFFICE BOX 655303 DALLAS, TEXAS 75265
POST OFFICE BOX 1443 HOUSTON, TEXAS 77001




Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com ::
Semiconductors datasheet search & download site (Privacy Policy & Contact)