an open-drain power DMOS-transistor output.
When clear (CLR) is high, information at the D inputs meeting the setup time requirements is transferred to the DRAIN outputs on the positivegoing edge of the clock (CLK) pulse.Clock triggering occurs at a...
TPIC6B273 PDF File
