DatasheetsPDF.com

IS61DDB22M36

Part Number	IS61DDB22M36
Manufacturer	Integrated Silicon Solution
Description	DDR-II (Burst of 2) CIO Synchronous SRAMs
Published	Jul 25, 2016
Detailed Description	72 Mb (2M x 36 & 4M x 18) . DDR-II (Burst of 2) CIO Synchronous SRAMs November 2009 Features • 2M x 36 or 4M x 18. • O...
Datasheet	IS61DDB22M36 PDF File

Overview

72 Mb (2M x 36 & 4M x 18) .
DDR-II (Burst of 2) CIO Synchronous SRAMs November 2009 Features • 2M x 36 or 4M x 18.
• On-chip delay-locked loop (DLL) for wide data valid window.
• Common data input/output bus.
• Synchronous pipeline read with self-timed late write operation.
• Double data rate (DDR-II) interface for read and write input ports.
• Fixed 2-bit burst for read and write operations.
• Clock stop support.
• Two input clocks (K and K) for address and control registering at rising edges only.
• Two input clocks (C and C) for data output control.
• Industrial temperature available upon request.
• Two echo clocks (CQ and CQ) that are delivered simultaneously with data.
• +1.
8V core p...

Similar Datasheet

IS61DDB22M18 DDR-II (Burst of 2) CIO Synchronous SRAMs - Integrated Silicon Solution
IS61DDB22M18A 36Mb DDR-II (Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDB22M36 DDR-II (Burst of 2) CIO Synchronous SRAMs - Integrated Silicon Solution
IS61DDB22M36A 72Mb DDR-II (Burst 2) CIO SYNCHRONOUS SRAM - Integrated Silicon Solution
IS61DDB22M36C 72Mb DDR-II CIO SYNCHRONOUS SRAM - ISSI

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)