9FGV0831 Datasheet: 8-Output Very Low-Power PCIe Gen 1-2-3-4 Clock Generator





9FGV0831 8-Output Very Low-Power PCIe Gen 1-2-3-4 Clock Generator Datasheet

Part Number 9FGV0831
Description 8-Output Very Low-Power PCIe Gen 1-2-3-4 Clock Generator
Manufacture IDT
Total Page 17 Pages
PDF Download Download 9FGV0831 Datasheet PDF

Features: 8-O/P 1.8V PCIe Gen 1/2/3 Clock Generato r 9FGV0831 DATASHEET Description The 9FGV0831 is a member of IDT's SOC-Frie ndly 1.8V Very-Low-Power PCIe clock fam ily. The device has 8 output enables fo r clock management, 2 different spread spectrum levels in addition to spread o ff and 2 selectable SMBus addresses. Re commended Application 1.8V PCIe Gen1/2/ 3 clock generator Output Features • 8 - 100MHz Low-Power (LP) HCSL DIF pair • 1 - 1.8V LVCMOS REF output w/Wake-O n-LAN (WOL) support Key Specifications • DIF cycle-to-cycle jitter <50ps • DIF output-to-output skew <50ps • DI F phase jitter is PCIe Gen1-2-3 complia nt • REF phase jitter is < 1.5ps RMS Block Diagram Features/Benefits • LP -HCSL outputs; save 16 resistors compar ed to standard PCIe devices • 62mW ty pical power consumption; reduced therma l concerns • Outputs can optionally b e supplied from any voltage between 1.0 5 and 1.8V; maximum power savings • O E# pins; support DIF power management • Programmable Slew rat.

Keywords: 9FGV0831, datasheet, pdf, IDT, 8-Output, Very, Low-Power, PCIe, Gen, 1-2-3-4, Clock, Generator, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

8-Output Very Low-Power PCIe Gen 1-2-3-4
Clock Generator
9FGV0831
DATASHEET
Description
The 9FGV0831 is a member of IDT's SOC-friendly 1.8V very
low-power PCIe clock family. The device has 8 output
enables for clock management, 2 different spread spectrum
levels in addition to spread off, and 2 selectable SMBus
addresses.
Recommended Application
PCIe Gen1–4 clock generation for Riser Cards, Storage,
Networking, JBOD, Communications, Access Points
Output Features
8 100MHz Low-Power (LP) HCSL DIF pair
1 1.8V LVCMOS REF output with Wake-On-LAN (WOL)
support
Key Specifications
DIF cycle-to-cycle jitter <50ps
DIF output-to-output skew <50ps
DIF phase jitter is PCIe Gen1-2-3-4 compliant
REF phase jitter is <1.5ps RMS
Block Diagram
Features/Benefits
LP-HCSL outputs; saves 16 resistors compared to
standard PCIe devices
62mW typical power consumption; reduced thermal
concerns
Outputs can optionally be supplied from any voltage
between 1.05 and 1.8V; maximum power savings
OE# pins; support DIF power management
Programmable slew rate for each output; allows tuning for
various line lengths
Programmable output amplitude; allows tuning for various
application environments
DIF outputs blocked until PLL is locked; clean system
start-up
Selectable 0%, -0.25% or -0.5% spread on DIF outputs;
reduces EMI
External 25MHz crystal; supports tight ppm with 0 ppm
synthesis error
Configuration can be accomplished with strapping pins;
SMBus interface not required for device control
3.3V tolerant SMBus interface works with legacy controllers
Selectable SMBus addresses; multiple devices can easily
share an SMBus segment
Space saving 6 x 6 mm 48-VFQFPN; minimal board space
vOE(7:0)#
XIN/CLKIN_25
X2
OSC
vSADR
vSS_EN_tri
^CKPWRGD_PD#
SDATA_3.3
SCLK_3.3
CONTROL
LOGIC
SS Capable PLL
REF1.8
DIF7
DIF6
DIF5
DIF4
DIF3
DIF2
DIF1
DIF0
9FGV0831 JUNE 26, 2017
1 ©2017 Integrated Device Technology, Inc.

                    
                    






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)