Stereo CODEC. AK4675 Datasheet

AK4675 CODEC. Datasheet pdf. Equivalent

AK4675 Datasheet
Recommendation AK4675 Datasheet
Part AK4675
Description Stereo CODEC
Feature AK4675; [AK4675] AK4675 Stereo CODEC with MIC/RCV/HP/SPK-AMP GENERAL DESCRIPTION The AK4675 is a stereo CO.
Manufacture AKM
Datasheet
Download AK4675 Datasheet




AKM AK4675
[AK4675]
AK4675
Stereo CODEC with MIC/RCV/HP/SPK-AMP
GENERAL DESCRIPTION
The AK4675 is a stereo CODEC with a built-in Microphone-Amplifier, Receiver-Amplifier, cap-less
Headphone-Amplifier and stereo audio class-D Speaker-Amplifier. The AK4675 features dual PCM I/F in
addition to audio I/F that allows easy interfacing in mobile phone designs with Bluetooth I/F. The
Speaker-Amplifier includes ALC (Automatic Level Control) circuit what is able to stabilize each output
sound levels. The AK4675 is available in an 83pin BGA, utilizing less board space than competitive
offerings.
FEATURES
1. Recording Function (Stereo CODEC)
4 Stereo Input Selector x 2ch
4 Stereo Inputs (Single-ended) or 2 Stereo Input (Full-differential)
MIC Amplifier: +30dB ∼ −12dB, 3dB step
Digital ALC (Automatic Level Control): +36dB ∼ −54dB, 0.375dB Step, Mute
Wind-noise Reduction Filter
Stereo Separation Emphasis
5-band Programmable Notch Filter
Audio Interface Format: 16bit MSB justified, I2S, DSP Mode
2. Playback Function (Stereo CODEC)
Digital Volume (+12dB ∼ −115.0dB, 0.5dB Step, Mute)
Digital ALC (Automatic Level Control): +36dB ∼ −54dB, 0.375dB Step, Mute
Stereo Separation Emphasis
5-band EQ
Stereo Line Output
Mono Receiver-Amp
- BTL Output
- Output Power: 30mW@32Ω (AVDD=3.3V)
Stereo Cap-less Headphone Amplifier
- Mono / Stereo Mode
- Output Power: 64mW x 2ch @ 16Ω, SVDDA=3.3V, THD+N = –40dB
- THD+N: -58dB @ 16Ω, Po=30mW, SVDDA=3.3V
- Output Noise Level: 24μVrms
- Outputs Volume: +12dB to –50dB, 2dB Step
- Pop Noise Free at Power-ON/OFF and Mute
Class-D Speaker Amplifier
- BTL output
- Output Power: 1.6W @ 8Ω, SVDDA=5.0V
0.8W @ 8Ω, SVDDA=3.6V
- THD+N: –65dB @8Ω, Po=0.25W, SVDDA=3.6V
- Output Noise Level: 71μVrms
- ALC (Automatic Level Control) Circuit
- Pop Noise Free at Power-ON/OFF and Mute
- External filter-less
- Short Protection circuit
Thermal Shutdown / Short protection circuit
Analog Mixing: 4 Stereo Input
Audio Interface Format: 16bit MSB justified, 16bit LSB justified, 16-24bit I2S, DSP
Mode
3. Dual PCM I/F for Baseband & Bluetooth Interface
MS0963-E-00
-1-
2008/05



AKM AK4675
[AK4675]
Sample Rate Converter (Up sample: up to x6: Down sample: down to x1/6)
Sample Rate: 8kHz
Digital Volume
Audio Interface Format:
- 16bit Linear, 8bit A-law, 8bit μ-law
- Short/Long Frame, I2S, MSB justified
4. 10bit SAR ADC
3 Input Selectors
5. Power Management
6. Master Clock:
(1) PLL Mode
Frequencies: 11.2896MHz, 12MHz, 12.288MHz, 13MHz, 13.5MHz, 19.2MHz,
24MHz, 26MHz, 27MHz (MCKI pin)
1fs (LRCK pin)
32fs or 64fs (BICK pin)
(2) External Clock Mode
Sampling Rate: 256fs, 384fs, 512fs, 768fs or 1024fs (MCKI pin)
7. Output Master Clock Frequencies: 32fs/64fs/128fs/256fs
8. Sampling Rate (Stereo CODEC):
PLL Slave Mode (LRCK pin): 8kHz 48kHz
PLL Slave Mode (BICK pin): 8kHz 48kHz
PLL Slave Mode (MCKI pin):
8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz
PLL Master Mode:
8kHz, 11.025kHz, 12kHz, 16kHz, 22.05kHz, 24kHz, 32kHz, 44.1kHz, 48kHz
EXT Master/Slave Mode:
8kHz 48kHz (256fs, 384fs), 8kHz 26kHz (512fs, 768fs),
8kHz 13kHz (1024fs)
9. μP I/F: I2C Bus (Ver 1.0, 400kHz High Speed Mode)
10. Master/Slave mode
11. Ta = –30 85°C
12. Power Supply:
Analog1: 2.2 3.6V
Analog2: 2.6 3.6V
Digital I/F: 1.6 3.6V
Speaker Amp: 3.0 5.5V
13. Package: 83pin BGA (5.5mm x 5.5mm, 0.5mm pitch)
MS0963-E-00
-2-
2008/05



AKM AK4675
[AK4675]
Block Diagram (CODEC Block)
Internal
MIC
External
MIC
AVDD
VSS1 VCOM
MDT
MPWR
LIN1/IN1+
RIN1/IN1
LIN2/IN2
RIN2/IN2
LIN3/IN3
RIN3/IN3
LIN4/IN4
RIN4/IN4
MPMPWMPR
MIC Power
Supply
SAIN1 SAIN2 SAIN3 SAVDD
VSS3
MIC-Amp
PMMICL
PMMICR
PMSAD
A/D
PMADL or PMADR
A/D HPF
PFSEL=0
PMADL
or
PMADR
HPF
PFSEL=1 LPF
PMDAL
or
Stereo
PMDAR Separation
or
PMSRA
5-band
Notch
ALC
MIX
DVDD
VSS4
Control
Register
TEST
GPO1
GPO2
TEST5
SCL
SDA
TEST4
TEST6
PDN
Audio
I/F
BICK
LRCK
SDTO
SDTI
Stereo Line Out
or
Mono Receiver
Stereo Line Out
LOUT1/RCP
PMLO1
ROUT1/RC
N
PMRO1
PMLO2S
LOUT2S
ROUT2S
PMRO2S
Stereo Line Out
LOUT3/LOP
PMLO3
ROUT3/LON
PMRO3
PMDAL
or
PMDAR
D/A
PMDAL or PMDAR or
M
I
X
DATT
SMUTE
5-band
EQ
PMSRA
SRC-A
PMSRB
SRC-B
SVOLA
S
E
L
PMPLL
PLL
PMPCM
PLLBT
SVOLB
DATT-B
DATT-C
BVOL
PCM
I/F A
PCM
I/F B
PVDD
VSS2 TVDD2 TVDD3
Figure 1. Block Diagram (CODEC Block)
MCKI
MCKO
VCOC
VCOCBT
BICKA
SYNCA
SDTOA
SDTIA
BICKB
SYNCB
SDTOB
SDTIB
MS0963-E-00
-3-
2008/05







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)