Digital Isolator. ADuM110N Datasheet

ADuM110N Isolator. Datasheet pdf. Equivalent

ADuM110N Datasheet
Recommendation ADuM110N Datasheet
Part ADuM110N
Description Single-Channel Digital Isolator
Feature ADuM110N; Data Sheet 3.0 kV RMS, Single-Channel Digital Isolator ADuM110N FEATURES High common-mode transien.
Manufacture Analog Devices
Datasheet
Download ADuM110N Datasheet




Analog Devices ADuM110N
Data Sheet
3.0 kV RMS, Single-Channel Digital Isolator
ADuM110N
FEATURES
High common-mode transient immunity: 100 kV/μs
High robustness to radiated and conducted noise
Low propagation delay
13 ns maximum for 5 V operation
15 ns maximum for 1.8 V operation
150 Mbps maximum data rate
Safety and regulatory approvals (pending)
UL recognition
3000 V rms for 1 minute per UL 1577
CSA component acceptance notice 5A
VDE certificate of conformity
DIN V VDE V 0884-10 (VDE V 0884-10):2006-12
VIORM = 565 V peak
CQC Certification per GB4943.1-2011
Backward compatibility
Pin compatible with the ADuM1100
Low dynamic power consumption
1.8 V to 5 V level translation
High temperature operation: 125°C
Fail-safe high or low options
8-lead, RoHS-compliant, SOIC package
APPLICATIONS
General-purpose single-channel isolation
Industrial field bus isolation
GENERAL DESCRIPTION
The ADuM110N is a single-channel digital isolator based on
Analog Devices, Inc., iCoupler® technology. Combining high
speed, complementary metal-oxide semiconductor (CMOS)
and monolithic air core transformer technology, this isolation
component provides outstanding performance characteristics,
superior to alternatives such as optocoupler devices and other
integrated couplers. The maximum propagation delay is 13 ns
with a pulse width distortion of less than 3 ns at 5 V operation.
The ADuM110N supports data rates as high as 150 Mbps with
a withstand voltage rating of 3.0 kV rms (see the Ordering Guide).
The device operates with the supply voltage on either side
ranging from 1.8 V to 5 V, providing compatibility with lower
voltage systems as well as enabling voltage translation
functionality across the isolation barrier.
Unlike other optocoupler alternatives, dc correctness is ensured
in the absence of input logic transitions. Two different fail-safe
options are available, in which the outputs transition to a pre-
determined state when the input power supply is not applied or
the inputs are disabled. The ADuM110N is pin compatible with
the ADuM1100.
VDD1 1
VI
(DATA IN)
2
VDD1 3
FUNCTIONAL BLOCK DIAGRAM
ED
NE
CC
OO
DD
EE
8 VDD2
7 GND2
6
VO
(DATA OUT)
GND1 4
ADuM110N
Figure 1.
5 GND2
1 Protected by U.S. Patents 5,952,849; 6,873,065; 6,903,578; and 7,075,329. Other patents are pending.
Rev. A
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©2015–2019 Analog Devices, Inc. All rights reserved.
Technical Support
www.analog.com



Analog Devices ADuM110N
ADuM110N
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
Electrical Characteristics—5 V Operation................................ 3
Electrical Characteristics—3.3 V Operation ............................ 4
Electrical Characteristics—2.5 V Operation ............................ 5
Electrical Characteristics—1.8 V Operation ............................ 6
Insulation and Safety Related Specifications ............................ 7
Package Characteristics ............................................................... 7
Regulatory Information............................................................... 8
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation
Characteristics .............................................................................. 8
REVISION HISTORY
6/2019—Rev. 0 to Rev. A
Changes to Table 11.......................................................................... 8
10/2015—Revision 0: Initial Version
Data Sheet
Recommended Operating Conditions .......................................9
Absolute Maximum Ratings ......................................................... 10
ESD Caution................................................................................ 10
Pin Configuration and Function Descriptions........................... 11
Typical Performance Characteristics ........................................... 12
Applications Information .............................................................. 13
Overview ..................................................................................... 13
Printed Circuit Board (PCB) Layout ....................................... 13
Propagation Delay Related Parameters ................................... 14
Jitter Measurement..................................................................... 14
Insulation Lifetime ..................................................................... 14
Outline Dimensions ....................................................................... 16
Ordering Guide .......................................................................... 16
Rev. A | Page 2 of 16



Analog Devices ADuM110N
Data Sheet
ADuM110N
SPECIFICATIONS
ELECTRICAL CHARACTERISTICS—5 V OPERATION
All typical specifications are at TA = 25°C, VDD1 = VDD2 = 5 V. Minimum/maximum specifications apply over the entire recommended
operation range of 4.5 V ≤ VDD1 ≤ 5.5 V, 4.5 V ≤ VDD2 ≤ 5.5 V, and −40°C ≤ TA ≤ +125°C, unless otherwise noted. Switching specifications
are tested with CL = 15 pF and CMOS signal levels, unless otherwise noted. Supply currents are specified with 50% duty cycle signals.
Table 1.
Parameter
SWITCHING SPECIFICATIONS
Pulse Width
Data Rate
Propagation Delay
Pulse Width Distortion
Change vs. Temperature
Propagation Delay Skew
Jitter
DC SPECIFICATIONS
Input Threshold
Logic High
Logic Low
Output Voltage
Logic High
Logic Low
Input Current per Channel
Quiescent Supply Current
Dynamic Supply Current
Dynamic Output
Dynamic Input
Undervoltage Lockout
Positive VDDx Threshold
Negative VDDx Threshold
VDDx Hysteresis
AC SPECIFICATIONS
Output Rise/Fall Time
Common-Mode Transient
Immunity2
Symbol Min
PW
tPHL, tPLH
PWD
6.6
150
4.8
tPSK
Typ
7.2
0.5
1.5
380
55
Max Unit
Test Conditions/Comments
ns Within pulse width distortion (PWD)
limit
Mbps
Within PWD limit
13 ns
50% input to 50% output
3 ns |tPLH − tPHL|
ps/°C
6.0 ns
Between any two units at the same
temperature, voltage, and load
ps p-p
See the Jitter Measurement section
ps rms
See the Jitter Measurement section
VIH
VIL
VOH
VOL
II
IDD1 (Q)
IDD2 (Q)
IDD1 (Q)
IDD2 (Q)
IDDI (D)
IDDO (D)
UVLO
VDDxUV+
VDDxUV−
VDDxUVH
tR/tF
|CMH|
|CML|
0.7 × VDD1
V
0.3 × VDD1 V
VDD2 − 0.1 VDD2
VDD2 − 0.4
−10
VDD2 − 0.2
0.0
0.2
+0.01
0.1
0.4
+10
V
V
V
V
µA
Output current (IO) = −20 µA,
input voltage (VI) = VIH
IO = −4 mA, VI = VIH
IO = 20 µA, VI = VIL
IO = 4 mA, VI = VIL
0 V ≤ VI ≤ VDD1
0.9 1.4 mA VI = 0 (N0), 1 (N1)1
1.0 1.3 mA VI = 0 (N0), 1 (N1)1
3.6 6.0 mA VI = 1 (N0), 0 (N1)1
1.0 1.4 mA VI = 1 (N0), 0 (N1)1
0.01 mA/Mbps Inputs switching, 50% duty cycle
0.02 mA/Mbps Inputs switching, 50% duty cycle
1.6 V
1.5 V
0.1 V
2.5
75 100
75 100
ns
kV/µs
kV/µs
10% to 90%
VI = VDD1, VCM = 1000 V, transient
magnitude = 800 V
VI = 0 V, VCM = 1000 V, transient
magnitude = 800 V
1 N0 indicates the ADuM110N0 models and N1 indicates the ADuM110N1 models. See the Ordering Guide section.
2 |CMH| is the maximum common-mode voltage slew rate that can be sustained while maintaining the voltage output (VO) > 0.8 VDD2. |CML| is the maximum common-
mode voltage slew rate that can be sustained while maintaining VO > 0.8 V. The common-mode voltage slew rates apply to both the rising and falling common-mode
voltage edges.
Rev. A | Page 3 of 16







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)