Peripheral Controller. CYWB0220ABS Datasheet

CYWB0220ABS Controller. Datasheet pdf. Equivalent

CYWB0220ABS Datasheet
Recommendation CYWB0220ABS Datasheet
Part CYWB0220ABS
Description USB and Mass Storage Peripheral Controller
Feature CYWB0220ABS; .
Manufacture Cypress Semiconductor
Datasheet
Download CYWB0220ABS Datasheet




Cypress Semiconductor CYWB0220ABS
CYWB022XX Family
West Bridge®: Astoria™
USB and Mass Storage Peripheral Controller
West Bridge®: Astoria™ USB and Mass Storage Peripheral Controller
Features
Multimedia device support
Up to two SD, SDIO, MMC, MMC+, and CE-ATA devices
Supports Microsoft® Media Transfer Protocol (MTP) with
optimized data throughput
Simultaneous Link to Independent Multimedia (SLIM®)
architecture, enabling simultaneous and independent data
paths between the processor and USB, and between the USB
and mass storage
High-speed USB at 480 Mbps
USB 2.0 compliant
Integrated USB switch
Integrated USB 2.0 transceiver, smart serial interface engine
16 programmable endpoints
GPIF (General Programmable Interface)
Allows direct connection to most parallel interface
Programmable waveform descriptors and configuration
registers to define waveforms
Supports multiple Ready (RDY) inputs and Control (CTL)
outputs
Flexible processor interface that supports:
Multiplexing and nonmultiplexing address and data interface
SRAM interface
Pseudo cellular random access memory (CRAM) interface
(Antioch interface)
Pseudo NAND flash interface
Logic Block Diagram
SPI (slave mode) interface
Direct memory access (DMA) slave support
FlexBoot
Processor can boot from the processor interface port
Ultra low power, 1.8-V core operation
Low power modes
Small footprint:
3.91 × 3.91 × 0.55 mm 81-ball WLCSP (SP and Lite SP)
6 × 6 × 1.0 mm 100-ball VFBGA
10 × 10 × 1.20 mm 121-ball FBGA
Supports USB Boot, I2C Boot and Processor Boot
Selectable clock input frequencies
19.2 MHz, 24 MHz, 26 MHz, and 48 MHz
Applications
Cellular phones
Portable media players
Personal digital assistants
Portable navigation devices
Digital cameras
POS terminals
Portable video recorders
Data cards and wireless dongles
West BridgeTM AstoriaTM
Control
Registers
uC
Access Control
P
SLIMTM
U
SD/SDIO/
Cypress
MMC+/ CE- N-XpressTM
ATA Block Engine
Configurable Storage
Interface
S
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 001-13805 Rev. *O
• San Jose, CA 95134-1709 • 408-943-2600
Revised December 1, 2014



Cypress Semiconductor CYWB0220ABS
CYWB022XX Family
Contents
Functional Overview ........................................................ 3
Turbo-MTP Support ..................................................... 3
SLIM Architecture ........................................................ 3
8051 Microprocessor ................................................... 3
Configuration and Status Registers ............................. 3
Processor Interface (P-Port) ........................................ 3
FlexBoot ...................................................................... 3
USB Interface (U-Port) ................................................ 3
Mass Storage Support (S-Port) ................................... 4
Clocking ....................................................................... 5
Power Domains ........................................................... 6
Power Modes .............................................................. 7
Packages and Interface Options ..................................... 8
Pin Assignments .............................................................. 9
Absolute Maximum Ratings .......................................... 32
Operating Conditions ..................................................... 32
DC Characteristics ......................................................... 33
AC Timing Parameters ................................................... 35
P Port Interface ......................................................... 35
S Port Interface AC Timing Parameters .................... 68
Reset and Standby Timing Parameters .................... 69
Ordering Information ...................................................... 71
Ordering Code Definitions ......................................... 71
Package Diagram ............................................................ 72
Acronyms ........................................................................ 75
Document Conventions ................................................. 75
Units of Measure ....................................................... 75
Document History Page ................................................. 76
Sales, Solutions, and Legal Information ...................... 78
Worldwide Sales and Design Support ....................... 78
Products .................................................................... 78
PSoC® Solutions ...................................................... 78
Cypress Developer Community ................................. 78
Technical Support ..................................................... 78
Document Number: 001-13805 Rev. *O
Page 2 of 78



Cypress Semiconductor CYWB0220ABS
CYWB022XX Family
Functional Overview
Turbo-MTP Support
Turbo-MTP is an implementation of Microsoft’s MTP enabled by
West Bridge. In the current generation of MTP-enabled mobile
phones, all protocol packets needs to be handled by the main
processor. West Bridge Turbo-MTP switches these packet types
and sends only control packets to the processor, while data
payloads are written directly to mass storage, thereby bringing
the high performance of West Bridge to MTP. For more
information refer to the application note Optimizing Performance
using West Bridge® Controllers with Turbo-MTP.
SLIM Architecture
The SLIM architecture enables three different interfaces (P-port,
S-port, and U-port) to connect to one another independently.
With this architecture, connecting a device using Astoria to a PC
through USB does not disturb any of the functions of the device.
The device can still access mass storage at the same time as the
PC synchronizes with the main processor.
The SLIM architecture enables new usage models in which a PC
can access a mass storage device independent of the main
processor or enumerate access to both the mass storage and
the main processor at the same time.
In a handset, this typically enables using the phone as a thumb
drive, downloading media files to the phone while still having full
functionality available on the phone, or using the same phone as
a modem to connect the PC to the web.
8051 Microprocessor
The 8051 microprocessor embedded in Astoria does basic
transaction management for all the transactions between P-Port,
S-Port, and U-Port. The 8051 does not reside in the data path; it
manages the path. The data path is optimized for performance.
The 8051 executes firmware that supports SD, SDIO, MMC+,
and CE-ATA devices at the S-Port.
Configuration and Status Registers
The West Bridge Astoria device includes configuration and
status registers that are accessible as memory mapped registers
through the processor interface. The configuration registers
allow the system to specify certain Astoria behaviors. For
example, it is able to mask certain status registers from raising
an interrupt. The status registers convey various status such as
the addresses of buffers for read operations.
Processor Interface (P-Port)
Communication with the external processor is realized through a
dedicated processor interface. This interface is configured to
support different interface standards. This interface supports
multiplexing and nonmultiplexing address or data bus in both
synchronous and asynchronous pseudo CRAM-mapped, and
nonmultiplexing address or data asynchronous SRAM-mapped
memory accesses. The interface also can be configured to a
pseudo NAND interface to support the processor’s NAND
interface. In addition, this interface can be configured to support
SPI slave. Asynchronous accesses can reach a bandwidth of up
to 66.7 MBps. Synchronous accesses can be performed at
33 MHz across 16 bits for up to 66.7 MBps bandwidth. The
P-Port of the WLCSP package only supports PNAND and SPI
interface.
The memory address is decoded to access any of the multiple
endpoint buffers inside Astoria. These endpoints serve as buffers
for data between each pair of ports, for example, between the
processor port and the USB port. The processor writes and reads
into these buffers through the memory interface.
Access to these buffers is controlled by either using a DMA
protocol or using an interrupt to the main processor. These two
modes are configurable by the external processor. The 81-ball
WLCSP package only supports interrupt.
As a DMA slave, Astoria generates a DMA request signal to
signify to the main processor that a specific buffer is ready to be
read from or written to. The external processor monitors this
signal and polls Astoria for the specific buffers ready for read or
write. It then performs the appropriate read or write operations
on the buffer through the processor interface. This way, the
external processor only deals with the buffers to access a
multitude of storage devices connected to Astoria.
In the interrupt mode, Astoria communicates important buffer
status changes to the external processor using an interrupt
signal. The external processor then polls Astoria for the specific
buffers ready for read or write and it performs the appropriate
read or write operations through the processor interface.
FlexBoot
FlexBoot is an optional feature that Astoria emulates a NAND
Flash device. In this optional feature, the P-Port is configured as
pseudo NAND interface. The processor can download its boot
image through the P-Port.
When P-Port is configured to pseudo NAND interface, it supports
two operation modes:
Logic NAND Access (LNA) mode
Non-Logic NAND Access (non-LNA) mode
LNA refers to the mode of operation where Astoria emulates a
NAND flash device. This mode is designed for systems that
require booting of the system processor from a NAND Flash
device. In this type of application, the system processor can
communicate to Astoria using common NAND commands to
boot from a NAND Flash connected to Astoria’s S-port. In this
mode of operation, Astoria mimics a real NAND device and
allows the system processor to use its internal boot-ROM to boot
from Astoria, as it boots from a NAND Flash.
In the non-LNA mode of operation, the system processor
interfaces with Astoria using standard NAND interface, but does
not use standard NAND commands. In this mode, Astoria
responds to a subset of NAND commands. The system
processor uses a set of APIs provided by Cypress to
communicate through its NAND controller to Astoria. For details,
refer to the application note “Interfacing To West Bridge™
Astoria’s™ Pseudo-NAND Processor Port“.
USB Interface (U-Port)
In accordance with the USB 2.0 specification, Astoria can
operate in both full speed and high speed USB modes. The USB
interface consists of the USB transceiver and can be accessed
by both the P-Port and the S-Port.
Document Number: 001-13805 Rev. *O
Page 3 of 78







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)