Sync SRAM. CY7C1444KV33 Datasheet

CY7C1444KV33 SRAM. Datasheet pdf. Equivalent

CY7C1444KV33 Datasheet
Recommendation CY7C1444KV33 Datasheet
Part CY7C1444KV33
Description 36-Mbit (1M x 36/2M x 18) Pipelined DCD Sync SRAM
Feature CY7C1444KV33; CY7C1444KV33 CY7C1445KV33 36-Mbit (1M × 36/2M × 18) Pipelined DCD Sync SRAM 36-Mbit (1M × 36/2M × 1.
Manufacture Cypress Semiconductor
Datasheet
Download CY7C1444KV33 Datasheet




Cypress Semiconductor CY7C1444KV33
CY7C1444KV33
CY7C1445KV33
36-Mbit (1M × 36/2M × 18)
Pipelined DCD Sync SRAM
36-Mbit (1M × 36/2M × 18) Pipelined DCD Sync SRAM
Features
Supports bus operation up to 250 MHz
Available speed grades is 250 MHz
Registered inputs and outputs for pipelined operation
Optimal for performance (double-cycle deselect)
Depth expansion without wait state
3.3-V core power supply
2.5-V or 3.3-V I/O power supply
Fast clock-to-output times
2.5 ns (for 250-MHz device)
Provide high-performance 3-1-1-1 access rate
User-selectable burst counter supporting interleaved or linear
burst sequences
Separate processor and controller address strobes
Synchronous self-timed writes
Asynchronous output enable
CY7C1444KV33,
CY7C1445KV33
available
JEDEC-standard Pb-free 100-pin TQFP packages
in
“ZZ” sleep mode option
Functional Description
The CY7C1444KV33/CY7C1445KV33 SRAMs integrate
1M × 36/2M × 18 SRAM cells with advanced synchronous
peripheral circuitry and a two-bit counter for internal burst
operation. All synchronous inputs are gated by registers
controlled by a positive-edge-triggered clock (CLK) input. The
synchronous inputs include all addresses, all data inputs,
address-pipelining chip enable (CE1), depth-expansion chip
enables (CE2 and CE3), burst control inputs (ADSC, ADSP, and
ADV), write enables (BWX, and BWE), and global write (GW).
Asynchronous inputs include the output enable (OE) and the ZZ
pin.
Addresses and chip enables are registered at rising edge of
clock when either address strobe processor (ADSP) or address
strobe controller (ADSC) are active. Subsequent burst
addresses can be internally generated as controlled by the
advance pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate a self-timed write cycle. This part supports byte write
operations (see Pin Descriptions and Truth Table for further
details). Write cycles can be one to four bytes wide as controlled
by the byte write control inputs. GW active LOW causes all bytes
to be written. This device incorporates an additional pipelined
enable register which delays turning off the output buffers an
additional cycle when a deselect is executed. This feature allows
depth expansion without penalizing system performance.
The CY7C1444KV33/CY7C1445KV33 SRAMs operate from a
+3.3 V core power supply while all outputs operate with a +3.3 V
or a +2.5 V supply. All inputs and outputs are JEDEC-standard
JESD8-5-compatible.
Selection Guide
Maximum access time
Maximum operating current
Description
× 18
× 36
250 MHz
2.5
220
240
Unit
ns
mA
Cypress Semiconductor Corporation • 198 Champion Court
Document Number: 001-66678 Rev. *G
• San Jose, CA 95134-1709 • 408-943-2600
Revised July 5, 2016



Cypress Semiconductor CY7C1444KV33
CY7C1444KV33
CY7C1445KV33
Logic Block Diagram – CY7C1444KV33
A0,A1,A
MODE
ADV
CLK
ADSC
ADSP
BWD
BWC
BWB
BWA
BWE
GW
CE1
CE2
CE3
OE
ZZ
ADDRESS
REGISTER
2 A[1:0]
BURST Q1
COUNTER AND
LOGIC
CLR Q0
DQD,DQPD
BYTE
WRITE REGISTER
DQc,DQPC
BYTE
WRITE REGISTER
DQB,DQPB
BYTE
WRITE REGISTER
DQA,DQPA
BYTE
WRITE REGISTER
ENABLE
REGISTER
PIPELINED
ENABLE
DQD,DQPD
BYTE
WRITE DRIVER
DQc,DQPC
BYTE
WRITE DRIVER
DQB,DQPB
BYTE
WRITE DRIVER
DQA,DQPA
BYTE
WRITE DRIVER
MEMORY
ARRAY
OUTPUT
SENSE
AMPS
REGISTERS
OUTPUT
BUFFERS
E
DQs
DQPA
DQPB
DQPC
DQPD
INPUT
REGISTERS
SLEEP
CONTROL
Logic Block Diagram – CY7C1445KV33
A0, A1, A
MODE
ADV
CLK
ADSC
ADSP
BWB
BWA
BWE
GW
CE1
CE2
CE3
OE
ADDRESS
REGISTER
2 A[1:0]
Q1
BURST
COUNTER AND
LOGIC
CLR Q0
DQB, DQPB
BYTE
WRITE REGISTER
DQA , DQPA
BYTE
WRITE REGISTER
ENABLE
REGISTER
PIPELINED
ENABLE
DQB , DQPB
BYTE
WRITE DRIVER
DQA, DQPA
BYTE
WRITE DRIVER
MEMORY
SENSE
AMPS
OUTPUT
REGISTERS
OUTPUT
BUFFERS
ARRAY
E
DQs,
DQPA
DQPB
INPUT
REGISTERS
ZZ SLEEP
CONTROL
Document Number: 001-66678 Rev. *G
Page 2 of 22



Cypress Semiconductor CY7C1444KV33
CY7C1444KV33
CY7C1445KV33
Contents
Pin Configurations ........................................................... 4
Pin Definitions .................................................................. 5
Functional Overview ........................................................ 6
Single Read Accesses ................................................ 6
Single Write Accesses Initiated by ADSP ................... 6
Single Write Accesses Initiated by ADSC ................... 6
Burst Sequences ......................................................... 7
Sleep Mode ................................................................. 7
Interleaved Burst Address Table ................................. 7
Linear Burst Address Table ......................................... 7
ZZ Mode Electrical Characteristics .............................. 7
Truth Table ........................................................................ 8
Partial Truth Table for Read/Write .................................. 9
Partial Truth Table for Read/Write .................................. 9
Maximum Ratings ........................................................... 10
Operating Range ............................................................. 10
Neutron Soft Error Immunity ......................................... 10
Electrical Characteristics ............................................... 10
Capacitance .................................................................... 12
Thermal Resistance ........................................................ 12
AC Test Loads and Waveforms ..................................... 12
Switching Characteristics .............................................. 13
Switching Waveforms .................................................... 14
Ordering Information ...................................................... 18
Ordering Code Definitions ......................................... 18
Package Diagram ............................................................ 19
Acronyms ........................................................................ 20
Document Conventions ................................................. 20
Units of Measure ....................................................... 20
Document History Page ................................................. 21
Sales, Solutions, and Legal Information ...................... 22
Worldwide Sales and Design Support ....................... 22
Products .................................................................... 22
PSoC®Solutions ....................................................... 22
Cypress Developer Community ................................. 22
Technical Support ..................................................... 22
Document Number: 001-66678 Rev. *G
Page 3 of 22





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)