DatasheetsPDF.com
CY7C1668KV18
144-Mbit DDR II+ SRAM Two-Word Burst Architecture
Description
CY7C1668KV18 CY7C1670KV18 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) 144-Mbit DDR II+ SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) Features ■ 144-Mbit density (8 M × 18, 4 M × 36) ■ 550-MHz clock for high bandwidth ■ Two-word burst for reducing address bus frequency ■ Double data rate (DDR) interfaces (data trans...
Cypress Semiconductor
Download CY7C1668KV18 Datasheet
Similar Datasheet
CY7C1668KV18
144-Mbit DDR II+ SRAM Two-Word Burst Architecture
- Cypress Semiconductor
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (
Privacy Policy & Contact
)
