single buffer. 74AXP2T3407 Datasheet

74AXP2T3407 buffer. Datasheet pdf. Equivalent

Part 74AXP2T3407
Description Dual supply single buffer and single buffer
Feature 74AXP2T3407 Dual supply single buffer and single buffer with open-drain Rev. 2 — 7 October 2016 P.
Manufacture nexperia
Datasheet
Download 74AXP2T3407 Datasheet

74AXP2T3407 Dual supply single buffer and single buffer wit 74AXP2T3407 Datasheet
Recommendation Recommendation Datasheet 74AXP2T3407 Datasheet





74AXP2T3407
74AXP2T3407
Dual supply single buffer and single buffer with open-drain
Rev. 2 — 7 October 2016
Product data sheet
1. General description
The 74AXP2T3407 is a dual supply single buffer and a single buffer with open-drain
output. It features two input pins (nA), an output pin (1Y) and an open-drain output pin
(2Y) and dual supply pins (VCCI and VCCO). The inputs are referenced to VCCI and the
output is referenced to VCCO. All inputs can be connected directly to VCCI or GND. VCCI
can be supplied at any voltage between 0.7 V and 2.75 V and VCCO can be supplied at
any voltage between 1.2 V and 5.5 V. This feature allows voltage level translation.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall
times.
This device ensures very low static and dynamic power consumption across the entire
supply range and is fully specified for partial power down applications using IOFF. The IOFF
circuitry disables the output, preventing the potentially damaging backflow current through
the device when it is powered down.
2. Features and benefits
Wide supply voltage range:
VCCI: 0.7 V to 2.75 V
VCCO: 1.2 V to 5.5 V
Low input capacitance; CI = 0.6 pF (typical)
Low output capacitance; CO = 1.8 pF (typical) for 1Y
Low output capacitance; CO = 1.3 pF (typical) for 2Y
Low dynamic power consumption; CPD = 0.4 pF at VCCI = 1.2 V (typical)
Low dynamic power consumption; CPD = 7.1 pF at VCCO = 3.3 V (typical)
Low static power consumption; ICCI = 0.5 A (85 C maximum)
Low static power consumption; ICCO = 1.8 A (85 C maximum)
High noise immunity
Complies with JEDEC standard:
JESD8-12A.01 (1.1 V to 1.3 V; nA inputs)
JESD8-11A.01 (1.4 V to 1.6 V)
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A.01 (2.3 V to 2.7 V)
JESD8-C (2.7 V to 3.6 V; nY outputs)
JESD12-6 (4.5 V to 5.5 V; nY outputs)
ESD protection:
HBM ANSI/ESDA/JEDEC JS-001 Class 2 exceeds 2 kV
CDM JESD22-C101E exceeds 1000 V



74AXP2T3407
Nexperia
74AXP2T3407
Dual supply single buffer and single buffer with open-drain
Latch-up performance exceeds 100 mA per JESD78D Class II
Inputs accept voltages up to 2.75 V
Low noise overshoot and undershoot < 10% of VCCO
IOFF circuitry provides partial power-down mode operation
Multiple package options
Specified from 40 C to +85 C
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range Name Description
Version
74AXP2T3407DC 40 C to +85 C
VSSOP8 plastic very thin shrink small outline package; 8 leads; SOT765-1
body width 2.3 mm
74AXP2T3407GT 40 C to +85 C
XSON8 plastic extremely thin small outline package; no leads; SOT833-1
8 terminals; body 1 1.95 0.5 mm
74AXP2T3407GN 40 C to +85 C
XSON8 extremely thin small outline package; no leads;
8 terminals; body 1.2 1.0 0.35 mm
SOT1116
74AXP2T3407GS 40 C to +85 C
XSON8 extremely thin small outline package; no leads;
8 terminals; body 1.35 1.0 0.35 mm
SOT1203
4. Marking
Table 2. Marking
Type number
74AXP2T3407DC
74AXP2T3407GT
74AXP2T3407GN
74AXP2T3407GS
Marking code[1]
r4
r4
r4
r4
[1] The pin 1 indicator is located on the lower left corner of the device, below the marking code.
74AXP2T3407
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 2 — 7 October 2016
© Nexperia B.V. 2017. All rights reserved
2 of 22





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)