D-type flip-flop. 74LVC16374A Datasheet

74LVC16374A flip-flop. Datasheet pdf. Equivalent


nexperia 74LVC16374A
74LVC16374A; 74LVCH16374A
16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state
Rev. 12 — 20 November 2018
Product data sheet
1. General description
The 74LVC16374A and 74LVCH16374A are 16-bit edge-triggered flip-flops featuring separate
D-type inputs with bus hold (74LVCH16374A only) for each flip-flop and 3-state outputs for bus-
oriented applications. It consists of two sections of eight positive edge-triggered flip-flops. A clock
input (nCP) and an output enable (nOE) are provided for each octal.
The flip-flops store the state of their individual D-inputs that meet the set-up and hold time
requirements on the LOW-to-HIGH clock (CP) transition.
When pin nOE is LOW, the contents of the flip-flops are available at the outputs. When pin nOE is
HIGH, the outputs go to the high-impedance OFF-state. Operation of input nOE does not affect the
state of the flip-flops.
Inputs can be driven from either 3.3 V or 5 V devices. When disabled, up to 5.5 V can be applied to
the outputs. These features allow the use of these devices in mixed 3.3 V and 5 V applications.
Bus hold on data inputs eliminates the need for external pull-up resistors to hold unused inputs.
2. Features and benefits
5 V tolerant inputs/outputs for interfacing with 5 V logic
Wide supply voltage range from 1.2 V to 3.6 V
CMOS low power consumption
Multibyte flow-through standard pinout architecture
Low inductance multiple supply pins for minimum noise and ground bounce
Direct interface with TTL levels
All data inputs have bus hold (74LVCH16374A only)
High-impedance outputs when VCC = 0 V
Complies with JEDEC standard:
JESD8-7A (1.65 V to 1.95 V)
JESD8-5A (2.3 V to 2.7 V)
JESD8-C/JESD36 (2.7 V to 3.6 V)
ESD protection:
HBM JESD22-A114F exceeds 2000 V
MM JESD22-A115-B exceeds 200 V
CDM JESD22-C101E exceeds 1000 V
Specified from -40 °C to +85 °C and -40 °C to +125 °C


74LVC16374A Datasheet
Recommendation 74LVC16374A Datasheet
Part 74LVC16374A
Description 16-bit edge-triggered D-type flip-flop
Feature 74LVC16374A; 74LVC16374A; 74LVCH16374A 16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state Rev. 12 — .
Manufacture nexperia
Datasheet
Download 74LVC16374A Datasheet




nexperia 74LVC16374A
Nexperia
74LVC16374A; 74LVCH16374A
16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state
3. Ordering information
Table 1. Ordering information
Type number
Package
Temperature range
74LVC16374ADL
-40 °C to +125 °C
74LVC16374ADGG
74LVCH16374ADGG
-40 °C to +125 °C
Name
SSOP48
TSSOP48
Description
plastic shrink small outline package;
48 leads; body width 7.5 mm
plastic thin shrink small outline package;
48 leads; body width 6.1 mm
Version
SOT370-1
SOT362-1
4. Functional diagram
1 24
1OE
47 1D0
46 1D1
44 1D2
43 1D3
41 1D4
40 1D5
38 1D6
37 1D7
36 2D0
35 2D1
33 2D2
32 2D3
30 2D4
29 2D5
27 2D6
26 2D7
1CP
48
Fig. 1. Logic symbol
2OE
1Q0
1Q1
1Q2
1Q3
1Q4
1Q5
1Q6
1Q7
2Q0
2Q1
2Q2
2Q3
2Q4
2Q5
2Q6
2Q7
2CP
2
3
5
6
8
9
11
12
13
14
16
17
19
20
22
23
25 001aaa253
1OE 1
1CP 48
2OE 24
2CP 25
EN1
C3
EN2
C4
1D0 47
1D1 46
1D2 44
1D3 43
1D4 41
1D5 40
1D6 38
1D7 37
2D0 36
2D1 35
2D2 33
2D3 32
2D4 30
2D5 29
2D6 27
2D7 26
3D
4D
1 2 1Q0
3 1Q1
5 1Q2
6 1Q3
8 1Q4
9 1Q5
11 1Q6
12 1Q7
2 13 2Q0
14 2Q1
16 2Q2
17 2Q3
19 2Q4
20 2Q5
22 2Q6
23 2Q7
001aaa254
Fig. 2. IEC logic symbol
1D0
1CP
1OE
DQ
CP
FF1
1Q0 2D0
2CP
2OE
DQ
CP
FF2
2Q0
Fig. 3. Logic diagram
to 7 other channels
to 7 other channels
001aaa255
74LVC_LVCH16374A
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 12 — 20 November 2018
© Nexperia B.V. 2018. All rights reserved
2 / 15



nexperia 74LVC16374A
Nexperia
74LVC16374A; 74LVCH16374A
16-bit edge-triggered D-type flip-flop; 5 V tolerant; 3-state
VCC
data input
to internal circuit
Fig. 4. Bus hold circuit
5. Pinning information
mna705
5.1. Pinning
74LVC16374A
74LVCH16374A
1OE 1
1Q0 2
1Q1 3
GND 4
1Q2 5
1Q3 6
VCC 7
1Q4 8
1Q5 9
GND 10
1Q6 11
1Q7 12
2Q0 13
2Q1 14
GND 15
2Q2 16
2Q3 17
VCC 18
2Q4 19
2Q5 20
GND 21
2Q6 22
2Q7 23
2OE 24
48 1CP
47 1D0
46 1D1
45 GND
44 1D2
43 1D3
42 VCC
41 1D4
40 1D5
39 GND
38 1D6
37 1D7
36 2D0
35 2D1
34 GND
33 2D2
32 2D3
31 VCC
30 2D4
29 2D5
28 GND
27 2D6
26 2D7
25 2CP
001aaa231
Fig. 5. Pin configuration SOT370-1 (SSOP48) and SOT362-1 (TSSOP48)
74LVC_LVCH16374A
Product data sheet
All information provided in this document is subject to legal disclaimers.
Rev. 12 — 20 November 2018
© Nexperia B.V. 2018. All rights reserved
3 / 15







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)