DatasheetsPDF.com
CY7C277
32K x 8 Reprogrammable Registered PROM
Description
77 CY7C277 32K x 8 Reprogrammable Registered PROM Features Windowed for reprogrammability CMOS for optimum speed/power High speed — 30-ns address set-up — 15-ns clock to output Low power — 60 mW (commercial) — 715 mW (military) Programmable address latch enable input Programmable synchronous or asynchronous output enable On-chip edge-trigger...
Cypress
Download CY7C277 Datasheet
Similar Datasheet
CY7C2163KV18
18-Mbit QDR II+ SRAM Four-Word Burst Architecture
- Cypress Semiconductor
CY7C2165KV18
18-Mbit QDR II+ SRAM Four-Word Burst Architecture
- Cypress Semiconductor
CY7C2168KV18
18-Mbit DDR II+ SRAM Two-Word Burst Architecture
- Cypress Semiconductor
CY7C2170KV18
18-Mbit DDR II+ SRAM Two-Word Burst Architecture
- Cypress Semiconductor
CY7C2245KV18
36-Mbit QDR II+ SRAM Four-Word Burst Architecture
- Cypress Semiconductor
CY7C225
512 x 8 Registered PROM
- Cypress
CY7C225A
512 x 8 Registered PROM
- Cypress Semiconductor
CY7C2262XV18
36-Mbit QDR II+ Xtreme SRAM Two-Word Burst Architecture
- Cypress Semiconductor
CY7C2263KV18
36-Mbit QDR II+ SRAM Four-Word Burst Architecture
- Cypress Semiconductor
CY7C2263XV18
36-Mbit QDR II+ Xtreme SRAM Four-Word Burst Architecture
- Cypress Semiconductor
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (
Privacy Policy & Contact
)
