DatasheetsPDF.com

HD74SSTV16857

Renesas
Part Number HD74SSTV16857
Manufacturer Renesas
Description 1:1 14-bit SSTL_2 Registered Buffer
Published Dec 4, 2017
Detailed Description HD74SSTV16857 1:1 14-bit SSTL_2 Registered Buffer REJ03D0830-0700 (Previous: ADE-205-336F) Rev.7.00 Apr 07, 2006 Descr...
Datasheet PDF File HD74SSTV16857 PDF File

HD74SSTV16857
HD74SSTV16857

Overview
HD74SSTV16857 1:1 14-bit SSTL_2 Registered Buffer REJ03D0830-0700 (Previous: ADE-205-336F) Rev.
7.
00 Apr 07, 2006 Description The HD74SSTV16857 is a 14-bit registered buffer designed for 2.
3 V to 2.
7 V Vcc operation and LVCMOS reset (RESET) input / SSTL_2 data (D) inputs and CLK input.
Data flow from D to Q is controlled by differential clock pins (CLK, CLK) and the RESET.
Data is triggered on the positive edge of the positive clock (CLK), and the negative clock (CLK) must be used to maintain noise margins.
When RESET is low, all registers are reset and all outputs are low.
To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low sta...


Similar Datasheet


Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)