Codec Processor. Hi3520D Datasheet

Hi3520D Processor. Datasheet pdf. Equivalent


HiSilicon Hi3520D
Hi3520D V300 H.264 CODEC Processor
Brief Data Sheet
Issue
Date
04
2016-04-18


Hi3520D Datasheet
Recommendation Hi3520D Datasheet
Part Hi3520D
Description H.264 Codec Processor
Feature Hi3520D; Hi3520D V300 H.264 CODEC Processor Brief Data Sheet Issue Date 04 2016-04-18 Copyright © HiSilico.
Manufacture HiSilicon
Datasheet
Download Hi3520D Datasheet




HiSilicon Hi3520D
Copyright © HiSilicon Technologies Co., Ltd. 2015-2016. All rights reserved.
No part of this document may be reproduced or transmitted in any form or by any means without prior
written consent of HiSilicon Technologies Co., Ltd.
Trademarks and Permissions
, , and other HiSilicon icons are trademarks of HiSilicon Technologies Co., Ltd.
All other trademarks and trade names mentioned in this document are the property of their respective
holders.
Notice
The purchased products, services and features are stipulated by the contract made between HiSilicon and
the customer. All or part of the products, services and features described in this document may not be
within the purchase scope or the usage scope. Unless otherwise specified in the contract, all statements,
information, and recommendations in this document are provided "AS IS" without warranties, guarantees
or representations of any kind, either express or implied.
The information in this document is subject to change without notice. Every effort has been made in the
preparation of this document to ensure accuracy of the contents, but all statements, information, and
recommendations in this document do not constitute a warranty of any kind, express or implied.
HiSilicon Technologies Co., Ltd.
Address:
Website:
Email:
Huawei Industrial Base
Bantian, Longgang
Shenzhen 518129
People's Republic of China
http://www.hisilicon.com
support@hisilicon.com



HiSilicon Hi3520D
Hi3520D V300
Hi3520D V300 H.264 CODEC Processor
Key Specifications
Processor Core
z ARM Cortex A7@maximum 800 MHz
32 KB L1 I-cache, 32 KB L1 D-cache
128 KB L2 cache
NEON and FPU
Video Encoding/Decoding Protocols
z H.264 baseline/main/high profile L4.2
z MJPEG/JPEG baseline
Video Encoding/Decoding
z H.264&JPEG encoding and decoding of multiple streams
4x720p@30 fps H.264 encoding+4xCIF@30 fps H.264
encoding+4x720p@30 fps H.264 decoding+4x720p@2
fps JPEG encoding
8x960H@30 fps H.264 encoding+8xCIF@30 fps H.264
encoding+1x960H@30 fps H.264
decoding+8x960H@2 fps JPEG encoding
8xD1@30 fps H.264 encoding+8xCIF@30 fps H.264
encoding+4xD1@30 fps H.264 decoding+8xD1@2 fps
JPEG encoding
4x1080p@30 fps H.264 decoding
4x720p@30 fps H.264 decoding
4x720p@30 fps JPEG decoding
z Constant bit rate (CBR) mode, variable bit rate (VBR)
mode, FixQp mode, and adaptive variable bit rate (AVBR)
mode, with the bit rate ranging from 16 kbit/s to 40 Mbit/s
z Fixed QP
z Encoding frame rate ranging from 1/16 fps to full frame
rate
z ROI encoding
z Color-to-gray encoding
Intelligent Video Analysis
z Integrated IVE, supporting various intelligent analysis
applications such as motion detection, perimeter defense,
and video diagnosis
Video and Graphics Processing
z Deinterlacing, sharpening, 3D denoising, dynamic contrast
improvement, and demosaic
z Anti-flicker for output videos and graphics
z 1/15x to 16x video scaling
z 1/2x to 2x graphics scaling
z Four Cover regions
z OSD overlaying of eight regions
Audio Encoding/Decoding
z ADPCM, G.711, and G.726 hardware audio encoding
z Software audio encoding and decoding complying with
multiple protocols
Security Engine
z AES, DES, and 3DES algorithms implemented by
hardware
Video Interfaces
z VI interfaces
Two 8-bit interfaces or one 16-bit interface
108 MHz/144 MHz 4xD1/960H TDM inputs for each 8-
bit interface (8xD1/8x960H real-time video inputs in
total)
144 MHz/148.5 MHz 2x720p TDM inputs for each 8-bit
interface (4x720p@30 fps real-time video inputs in total)
4x720p TDM inputs through 148.5 MHz dual-edge
sampling or 297 MHz single-edge sampling for each 8-
bit interface (8x720p@30 fps real-time video inputs in
total)
2x1080p TDM inputs through 148.5 MHz dual-edge
sampling or 297 MHz single-edge sampling for each 8-
bit interface (4x1080p@30 fps real-time video inputs in
total)
148.5 MHz BT.1120 Y/C interleaved mode for each 8-
bit interface (2x1080p@30 fps real-time video inputs in
total)
148.5 MHz BT.1120 standard mode for the 16-bit
interface (1x1080p@60 fps real-time video inputs in
total)
z VO interfaces
HDMI 1.4+VGA+CVBS video outputs
HDMI and VGA outputs from the same source
Maximum 1080p@60 fps resolution for HDMI or
VGA
One HD graphics layer and one SD graphics layer in
ARGB1555 or ARGB8888 format
One hardware cursor layer in ARGB1555 or
ARGB8888 format, with the maximum resolution of
128 x 128
Alpha blending of the video layer, graphics layer, and
cursor layer
Audio Interfaces
z Three unidirectional I2S/PCM interfaces
Two input interfaces, supporting 16 multiplexed inputs
One output, supporting dual-channel multiplexed
output
16-bit audio inputs and outputs
Ethernet Ports
z One gigabit Ethernet port
RGMII, RMII, and MII modes
10/100 Mbit/s half-duplex or full-duplex
1000 Mbit/s full-duplex
TSO for reducing the CPU usage
Peripheral Interfaces
z Two SATA 2.0 interfaces
PM
eSATA
z Two USB 2.0 host ports, supporting the hub
z Three UART interfaces, one of which supporting four
wires
Issue 04 (2016-04-18)
HiSilicon Proprietary and Confidential
Copyright © HiSilicon Technologies Co., Ltd
3







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)