DatasheetsPDF.com
SLG74190
1 to 19 Differential Clock Buffer
Description
Features Intel DB1900Z Clock Specification Revision 1.0 1:19 Differential Zero Delay Buffer PCIe Gen 2/Gen3 & Intel ® QPI 100ps Input to Output Delay HCSL Output Buffer Configuration PLL (ZDB) and Bypass Mode Programmable PLL Bandwidth 72 pin QFN package (6/6 RoHS Compliant) SLG74190 1 to 19 Differential Clock Buffer Output Summary 19 - di...
Silego
Download SLG74190 Datasheet
Similar Datasheet
SLG74190
1 to 19 Differential Clock Buffer
- Silego
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (
Privacy Policy & Contact
)