DatasheetsPDF.com
M15F5121632A
DDR3 SDRAM
Description
ESMT DDR3 SDRAM (Preliminary) Feature Interface and Power Supply ˗ SSTL_15: VDD/VDDQ = 1.5V(±0.075V) JEDEC DDR3 Compliant ˗ 8n Prefetch Architecture ˗ Differential Clock (CK/ CK ) and Data Strobe (DQS/ DQS ) ˗ Double-data rate on DQs, DQS and DM Data Integrity ˗ Auto Refresh and Self Refresh Modes Power Saving Mode ˗ Partial Array Self Refresh(PASR) ˗ Powe...
ESMT
Download M15F5121632A Datasheet
Similar Datasheet
M15F5121632A
DDR3 SDRAM
- ESMT
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (
Privacy Policy & Contact
)