Part Number

8SLVS1118

Description

Low Additive Jitter LVDS/ LVPECL Fanout Buffer

Manufacture

IDT

Total Page 20 Pages
PDF Download
Download 8SLVS1118 Datasheet PDF


Features Datasheet pdf 1:18, Low Skew, Low Additive Jitter LVDS / LVPECL Fanout Buffer 8SLVS1118 Datas heet Description The 8SLVS1118 is a hi gh-performance, low-power, differential 1:18 output fanout buffer. This highly versatile device is designed for the f anout of high-frequency, very low addit ive phase-noise clock and data signals. Guaranteed output-to-output and part-t o-part skew characteristics make the 8S LVS1118 ideal for clock distribution ap plications that demand well-defined per formance and repeatability. The device is characterized to operate from a 2.5V or 3.3V power supply. The integrated b ias voltage references enable easy inte rfacing AC-coupled signals to the devic e inputs. Features ▪ 1:18, low skew.
Keywords 8SLVS1118, datasheet, pdf, IDT, Low, Additive, Jitter, LVDS/, LVPECL, Fanout, Buffer, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

8SLVS1118 Datasheet
1:18, Low Skew, Low Additive Jitter
LVDS/ LVPECL Fanout Buffer
8SLVS1118
Datasheet
Description
The 8SLVS1118 is a high-performance, low-power, differential
1:18 output fanout buffer. This highly versatile device is designed
for the fanout of high-frequency, very low additive phase-noise
clock and data signals. Guaranteed output-to-output and
part-to-part skew characteristics make the 8SLVS1118 ideal for
clock distribution applications that demand well-defined
performance and repeatability.
The device is characterized to operate from a 2.5V or 3.3V power
supply. The integrated bias voltage references enable easy
interfacing AC-coupled signals to the device inputs.
Features
1:18, low skew, low additive jitter LVPECL/LVDS fanout buffer
Low power consumption
Differential PCLK, nPCLK clock pair accepts the following
differential/single-ended input levels: LVDS, LVPECL, and
LVCMOS
Maximum input clock frequency: 2GHz
Propagation delay: 290ps (typical)
Output skew: 40ps (typical)
Low additive phase jitter, RMS: 39fs (typical),
Integration Range: 12kHz – 20MHz,
(fREF 156.25MHz, VPP 1V, VDD 3.3V)
Full 2.5V and 3.3V supply voltage modes
Device current consumption: 180mA (typical) IEE for LVPECL
output mode, 400mA (typical) IDD for LVDS output mode
48-VFQFPN, lead-free (RoHS 6) packaging
Transistor count: 1762
-40°C to +85°C ambient operating temperature
Supports case temperature up to 105°C
Block Diagram
8SLV1118I
PCLK Pull-down
nPCLK
Pull-up /
Pull-down
51k
51k
51k
VREF
SEL_LVDS Pull-down
Voltage
Reference
51k
Q0
nQ0
Q1
nQ1
Q2
nQ2
.
.
.
Q17
nQ17
©2019 Integrated Device Technology, Inc.
1
January 15, 2019




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)