9ZXL1950D Datasheet: 19-Output DB1900Z Derivative





9ZXL1950D 19-Output DB1900Z Derivative Datasheet

Part Number 9ZXL1950D
Description 19-Output DB1900Z Derivative
Manufacture IDT
Total Page 24 Pages
PDF Download Download 9ZXL1950D Datasheet PDF

Features:  .

Keywords: 9ZXL1950D, datasheet, pdf, IDT, 19-Output, DB1900Z, Derivative, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

19-Output DB1900Z Derivative 9ZXL1930D / 9ZXL1950D
for PCIe Gen1–4 and UPI
Datasheet
Description
The 9ZXL1930D / 9ZXL1950D are second-generation,
enhanced-performance DB1900Z-derivative differential buffers.
The parts are pin-compatible upgrades to the 9ZXL1930B and
9ZXL1950B, while offering a much improved phase jitter
performance. A fixed external feedback maintains low drift for
critical QPI/UPI applications. In fanout mode, the devices meet the
DB2000Q additive phase jitter specification.
PCIe Clocking Architectures
Common Clocked (CC)
Independent Reference (IR) with and without spread spectrum
Typical Applications
Servers
Storage
Networking
SSDs
Output Features
19 Low-Power HCSL (LP-HCSL) output pairs (1930D)
19 Low-Power HCSL (LP-HCSL) output pairs with 85Zout
(1950D)
Features
LP-HCSL outputs; eliminate 38 resistors, save 65mm2 of area
(1930D)
LP-HCSL outputs with 85Zout; eliminate 76 resistors, save
130mm2 of area (1950D)
SMBus OE bits; software control of each output
9 selectable SMBus addresses; multiple devices can share the
same SMBus segment
Selectable PLL BW; minimizes jitter peaking in cascaded PLL
topologies
Hardware/SMBus control of PLL bandwidth and bypass;
change mode without power cycle
Spread spectrum compatible; tracks spreading input clock for
EMI reduction
10 × 10 mm 72-VFQFPN package; small board footprint
Key Specifications
Cycle-to-cycle jitter: < 50ps
Output-to-output skew: < 50ps
Input-to-output delay: fixed at 0ps
Input-to-output delay variation: < 50ps
Additive phase jitter: PCIe Gen4 < 53fs rms
Additive phase jitter: IF-UPI < 70fs rms
Additive phase jitter: DB2000Q filter < 80fs rms
Block Diagram
VDDR
VDDA
VDD x3
VDDIO x6
DIF_IN#
DIF_IN
PLL
FBOUT_NC#
FBOUT_NC
DIF18#
DIF18
^100M_133M#
^SADR[1:0]_tri
SMBCLK
SMBDAT
^vHIBW_BYPM-LOBW#
^CKPWRGD_PD#
©2018 Integrated Device Technology, Inc
SMBus
Factory
Engine Configuration
19
outputs
Control Logic
GNDA
Resistors are integrated on 9ZXL1950 devices
and external on 9ZXL1930 devices
GND x12
1
DIF0#
DIF0
April 13, 2018

                    
                    






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)