Stereo CODEC. WM8960 Datasheet

WM8960 CODEC. Datasheet pdf. Equivalent


Cirrus Logic WM8960
WM8960
Stereo CODEC with 1W Stereo Class-D Speaker Drivers and
Headphone Drivers for Portable Audio Applications
DESCRIPTION
FEATURES
The WM8960 is a low power, high quality stereo CODEC
designed for portable digital audio applications.
Stereo class D speaker drivers provide 1W per channel into 8
loads with a 5V supply. Low leakage, excellent PSRR and
pop/click suppression mechanisms also allow direct battery
connection to the speaker supply. Flexible speaker boost
settings allow speaker output power to be maximised while
minimising other analogue supply currents.
A highly flexible input configuration for up to three stereo
sources is integrated, with a complete microphone interface.
External component requirements are reduced as no separate
microphone, speaker or headphone amplifiers are required.
Advanced on-chip digital signal processing performs automatic
level control for the microphone or line input.
Stereo 24-bit sigma-delta ADCs and DACs are used with low
power over-sampling digital interpolation and decimation filters
and a flexible digital audio interface.
The master clock can be input directly or generated internally by
an onboard PLL, supporting most commonly-used clocking
schemes.
The WM8960 operates at analogue supply voltages down to
2.7V, although the digital supplies can operate at voltages down
to 1.71V to save power. The speaker supply can operate at up
to 5.5V, providing 1W per channel into 8loads. Unused
functions can be disabled using software control to save power.
The WM8960 is supplied in a very small and thin 5x5mm QFN
package, ideal for use in hand-held and portable systems.
DAC SNR 98dB (‘A’ weighted), THD -84dB at 48kHz, 3.3V
ADC SNR 94dB (‘A’ weighted), THD -82dB at 48kHz, 3.3V
Pop and click suppression
3D Enhancement
Stereo Class D Speaker Driver
- <0.1% THD with 1W per channel into 8BTL speakers
- 70dB PSRR @217Hz
- 87% efficiency (1W output)
- Flexible internal switching clock
On-chip Headphone Driver
- 40mW output power into 16at 3.3V
- Capless mode support
- THD -75dB at 20mW, SNR 90dB with 16load
Microphone Interface
- Pseudo differential for high noise immunity
- Integrated low noise MICBIAS
- Programmable ALC / Limiter and Noise Gate
Low Power Consumption
Low Supply Voltages
- Analogue 2.7V to 3.6V (Speaker supply up to 5.5V)
- Digital core and I/O: 1.71V to 3.6V
On-chip PLL provides flexible clocking scheme
Sample rates: 8, 11.025, 12, 16, 22.05, 24, 32, 44.1, 48
5x5x0.9mm QFN package
APPLICATIONS
Games consoles
Portable media / DVD players
Mobile multimedia
DGND
DCVDD
LINPUT3/
JD2
Jack Detect
LINPUT2
LINPUT1
vmid
RINPUT 1
vmid
RINPUT2
-17.25 to +30dB,
0.75dB steps
+
-12 -> 6dB,
3dB steps,
mute
-
INPUT
PGAs
-
0, 13, 20,
29dB,
mute
0, 13, 20,
29dB,
mute
+
-17.25 to +30dB,
0.75dB steps
-12 -> 6dB,
3dB steps,
mute
-12 -> 6dB,
3dB steps,
mute
+
+
-12 -> 6dB,
3dB steps,
mute
ADC
ADC
RINPUT3/
JD3
MICBIAS
Jack Detect
50K 50K
ADCREF,
DACREF
DBVDD
0 to -21dB,
3dB steps
0 to -21dB,
3dB steps
ADC
DIGITAL
FILTERS
ALC
VOLUME
DAC
DIGITAL
FILTERS
DE-
EMPHASIS
3D ENHANCE
VOLUME
DAC
DAC
DIGITAL AUDIO
INTERFACE
A-law and u-law support
0 to -21dB,
3dB steps
0 to -21dB,
3dB steps
GPIO1
PLL
WM8960
LEFT
MIXER
MONO
MIXER
CLASS D
SPKVDD1
SPKVDD2
SPK_LP
-73 to 6dB
1dB steps,
mute
+BOOST
SPK_LN
-73 to 6dB
1dB steps,
mute
0dB / -6dB
HP_L
OUT 3
RIGHT
MIXER
HP_R
-73 to 6dB
1dB steps,
mute
CLASS D
SPK_RN
CONTROL
INTERFACE
-73 to 6dB
1dB steps,
mute
+ BOOST
SPK_RP
SPKGND1
SPKGND2
http://www.cirrus.com
Copyright Cirrus Logic, Inc., 20062019
(All Rights Reserved)
Rev 4.4
JAN ‘19


WM8960 Datasheet
Recommendation WM8960 Datasheet
Part WM8960
Description Stereo CODEC
Feature WM8960; WM8960 Stereo CODEC with 1W Stereo Class-D Speaker Drivers and Headphone Drivers for Portable Audio.
Manufacture Cirrus Logic
Datasheet
Download WM8960 Datasheet




Cirrus Logic WM8960
WM8960
TABLE OF CONTENTS
DESCRIPTION................................................................................................................ 1
FEATURES ..................................................................................................................... 1
APPLICATIONS.............................................................................................................. 1
TABLE OF CONTENTS.................................................................................................. 2
PIN CONFIGURATION ................................................................................................... 4
ORDERING INFORMATION........................................................................................... 4
PIN DESCRIPTION......................................................................................................... 5
ABSOLUTE MAXIMUM RATINGS ................................................................................. 6
RECOMMENDED OPERATING CONDITIONS.............................................................. 6
ELECTRICAL CHARACTERISTICS .............................................................................. 7
OUTPUT PGA GAIN..................................................................................................... 11
TYPICAL POWER CONSUMPTION............................................................................. 12
SIGNAL TIMING REQUIREMENTS ............................................................................. 14
SYSTEM CLOCK TIMING........................................................................................................ 14
AUDIO INTERFACE TIMING MASTER MODE .................................................................... 14
AUDIO INTERFACE TIMING SLAVE MODE........................................................................ 15
CONTROL INTERFACE TIMING 2-WIRE MODE................................................................. 16
INTERNAL POWER ON RESET CIRCUIT ................................................................... 17
DEVICE DESCRIPTION ............................................................................................... 19
INTRODUCTION ...................................................................................................................... 19
INPUT SIGNAL PATH .............................................................................................................. 20
MICROPHONE INPUTS ................................................................................................................................................................20
INPUT PGA VOLUME CONTROLS ..............................................................................................................................................23
LINE INPUTS.................................................................................................................................................................................24
INPUT BOOST...............................................................................................................................................................................25
MICROPHONE BIASING CIRCUIT ...............................................................................................................................................26
EXAMPLE INPUT CONFIGURATIONS.........................................................................................................................................27
ANALOGUE TO DIGITAL CONVERTER (ADC) ...................................................................... 28
DIGITAL ADC VOLUME CONTROL..............................................................................................................................................28
ADC DIGITAL FILTERS.................................................................................................................................................................29
HIGH PASS FILTER ......................................................................................................................................................................29
AUTOMATIC LEVEL CONTROL (ALC) ................................................................................... 30
ALC SAMPLE RATE CONTROL ...................................................................................................................................................32
PEAK LIMITER ..............................................................................................................................................................................32
NOISE GATE .................................................................................................................................................................................32
OUTPUT SIGNAL PATH .......................................................................................................... 33
DIGITAL PLAYBACK (DAC) PATH ...............................................................................................................................................33
DIGITAL DAC VOLUME CONTROL..............................................................................................................................................34
DAC SOFT MUTE AND SOFT UN-MUTE.....................................................................................................................................35
DAC DE-EMPHASIS......................................................................................................................................................................36
DAC OUTPUT PHASE AND MONO MIXING................................................................................................................................36
3D STEREO ENHANCEMENT......................................................................................................................................................37
OUTPUT MIXERS .........................................................................................................................................................................38
ANALOGUE OUTPUTS ........................................................................................................... 40
HP_L AND HP_R OUTPUTS.........................................................................................................................................................40
CLASS D SPEAKER OUTPUTS ...................................................................................................................................................41
OUT3 OUTPUT..............................................................................................................................................................................42
2 Rev 4.4



Cirrus Logic WM8960
WM8960
ENABLING THE OUTPUTS ..................................................................................................... 43
HEADPHONE OUTPUT ........................................................................................................... 43
CLASS D SPEAKER OUTPUTS .............................................................................................. 44
VOLUME UPDATES ................................................................................................................ 45
HEADPHONE JACK DETECT ................................................................................................. 47
THERMAL SHUTDOWN .......................................................................................................... 49
GENERAL PURPOSE INPUT/OUTPUT .................................................................................. 49
DIGITAL AUDIO INTERFACE.................................................................................................. 50
MASTER AND SLAVE MODE OPERATION.................................................................................................................................50
OPERATION WITH ADCLRC AS GPIO ........................................................................................................................................51
BCLK DIVIDE.................................................................................................................................................................................51
AUDIO DATA FORMATS ..............................................................................................................................................................51
AUDIO INTERFACE CONTROL .............................................................................................. 55
AUDIO INTERFACE OUTPUT TRISTATE ....................................................................................................................................56
MASTER MODE ADCLRC AND DACLRC ENABLE.....................................................................................................................56
COMPANDING ..............................................................................................................................................................................57
LOOPBACK ...................................................................................................................................................................................59
CLOCKING AND SAMPLE RATES.......................................................................................... 59
OTHER SAMPLE RATE CONTROL BITS.....................................................................................................................................63
PLL.................................................................................................................................................................................................63
CONTROL INTERFACE........................................................................................................... 66
2-WIRE SERIAL CONTROL INTERFACE.....................................................................................................................................66
POWER MANAGEMENT ......................................................................................................... 67
STOPPING THE MASTER CLOCK...............................................................................................................................................69
SAVING POWER AT HIGHER SUPPLY VOLTAGE .....................................................................................................................69
REGISTER MAP ........................................................................................................... 70
REGISTER BITS BY ADDRESS .............................................................................................. 71
DIGITAL FILTER CHARACTERISTICS ....................................................................... 86
ADC FILTER RESPONSES ..................................................................................................... 86
DAC FILTER RESPONSES ..................................................................................................... 87
DAC STOPBAND ATTENUATION ................................................................................................................................................87
DE-EMPHASIS FILTER RESPONSES .................................................................................... 88
APPLICATIONS INFORMATION ................................................................................. 89
RECOMMENDED EXTERNAL COMPONENTS ...................................................................... 89
SPEAKER SELECTION ........................................................................................................... 89
PCB LAYOUT CONSIDERATIONS...............................................................................................................................................90
PACKAGE DIMENSIONS............................................................................................. 92
IMPORTANT NOTICE .................................................................................................. 93
REVISION HISTORY .................................................................................................... 94
Rev 4.4
3







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)