TB67S102AFNG Datasheet (data sheet) PDF





TB67S102AFNG Datasheet, CLOCK-in controlled Bipolar Stepping Motor Driver

TB67S102AFNG   TB67S102AFNG  

Search Keywords: TB67S102AFNG, datasheet, pdf, Toshiba, CLOCK-in, controlled, Bipolar, Stepping, Motor, Driver, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

TB67S102AFG/FTG/FNG TOSHIBA BiCD Integr ated Circuit Silicon Monolithic TB67S10 2AFG, TB67S102AFTG, TB67S102AFNG CLOCK -in controlled Bipolar Stepping Motor D river The TB67S102A is a two-phase bip olar stepping motor driver using a PWM chopper. The clock in decoder is built in. Fabricated with the BiCD process, r ating is 50 V/4.0 A . FG Features ・ BiCD process integrated monolithic IC. ・Capable of controlling 1 bipolar ste pping motor. ・PWM controlled constant -current drive. ・Allows full, half, q uarter step operation. ・Low on-resist ance (High + Low side=0.49Ω(typ)) MOSF ET output stage. ・High efficiency mot or current control mechanism (Advanced

TB67S102AFNG Datasheet, CLOCK-in controlled Bipolar Stepping Motor Driver

TB67S102AFNG   TB67S102AFNG  
Dynamic Mixed Decay) ・High voltage an d current (For specification, please re fer to absolute maximum ratings and ope ration ranges) ・Built-in error detect ion circuits (Thermal shutdown (TSD), o ver-current shutdown (ISD), and power-o n reset (POR)) ・Built-in VCC regulato r for internal circuit use. ・Chopping frequency of a motor can be customized by external resistance and condenser. ・Multi package lineup TB67S102AFG: HS OP28-P-0450-0.80 TB67S102AFTG: P-WQFN48 -0707-0.50-003 TB67S102AFNG: HTSSOP48-P -300-0.50 HSOP28-P-0450-0.80 Weight 0. 79g (Typ.) FTG P-WQFN48-0707-0.50-003 W eight 0.10g(Typ.) FNG Note) Please be careful about thermal conditions during use. HTSSOP48-P-300-0.50 Weight 0.21g (Typ.) 1 2013-11-05 TB67S102AFG/FTG/ FNG Pin assignment (TB67S102A) CW/CCW MO DMODE1 DMODE2 CLK ENABLE RESET 1 2 3 4 5 6 7 (Top View) 28 27 26 25 24 23 22 OSCM VREFA VREFB NC NC VCC VM F IN(GND) FG FIN(GND) RSA NC OUTA+ NC G ND OUTA- GND 8 9 10 11 12 13 14 21 RS B 20 NC 19 OUTB+ 18 NC 17 GND 16 OUTB15 GND Please mount the FIN of the HSOP package to the GND area of the PCB. (T op View) NC NC VCC NC VM NC RSB RSB NC OUTB+ OUTB+ NC NC NC NC GND VREFB VRE FA OSCM CW/CCW MO DMODE1 DMODE2 NC 36 35 34 33 32 31 30 29 28 27 26 25 37 24 38 23 39 22 40 21 41 20 42 FTG 19 43 18 44 17 45 16 46 15 47








@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)