IS64C5128AL Datasheet (data sheet) PDF





IS64C5128AL Datasheet, 512K x 8 HIGH-SPEED CMOS STATIC RAM

IS64C5128AL   IS64C5128AL  

Search Keywords: IS64C5128AL, datasheet, pdf, ISSI, 512K, x, 8, HIGH-SPEED, CMOS, STATIC, RAM, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

IS61C5128AL/AS IS64C5128AL/AS 512K x 8 HIGH-SPEED CMOS STATIC RAM DECEMBER 20 16 FEATURES HIGH SPEED: (IS61/64C5128A L) • High-speed access time: 10ns, 1 2 ns • Low Active Power: 150 mW (typ ical) • Low Standby Power: 10 mW (ty pical) CMOS standby LOW POWER: (IS 61/64C5128AS) • High-speed access ti me: 25ns • Low Active Power: 75 mW ( typical) • Low Standby Power: 1 mW ( typical) CMOS standby • TTL co mpatible interface levels • Single 5 V ± 10% power supply • Fully static operation: no clock or refresh require d • Available in 36-pin SOJ (400-mil ), 32-pin sTSOP-I, 32-pin SOP, 44-pin T SOP-II and 32-pin TSOP-II packages • Commerci

IS64C5128AL Datasheet, 512K x 8 HIGH-SPEED CMOS STATIC RAM

IS64C5128AL   IS64C5128AL  
al, Industrial and Automotive temperatur e ranges available • Lead-free avail able DESCRIPTION The ISSI IS61C5128AL/ AS and IS64C5128AL/AS are high- speed, 4,194,304-bit static RAMs organized as 524,288 words by 8 bits. They are fabri cated using ISSI's high- performance CM OS technology.This highly reliable proc ess coupled with innovative circuit des ign techniques, yields access times as fast as 12 ns with low power consumptio n. When CE is HIGH (deselected), the de vice assumes a standby mode at which th e power dissipation can be reduced down with CMOS input levels. Easy memory ex pansion is provided by using Chip Enabl e and Output Enable inputs, CE and OE. The active LOW Write Enable (WE) contro ls both writing and reading of the memo ry. A data byte allows Upper Byte (UB) and Lower Byte (LB) access. The IS61C51 28AL/AS and IS64C5128AL/AS are packaged in the JEDEC standard 36-pin SOJ (400- mil), 32-pin sTSOP-I, 32-pin SOP, 44-pi n TSOP-II and 32-pin TSOP-II packages FUNCTIONAL BLOCK DIAGRAM A0-A18 VDD GN D I/O0-I/O7 DECODER I/O DATA CIRCUIT 512K X 8 MEMORY ARRAY COLUMN I/O CE O E CONTROL CIRCUIT WE Copyright © 20 16 Integrated Silicon Solution, Inc. Al l rights reserved. ISSI reserves the ri ght to make changes to this specificati on and its products at any time without notice. ISSI a








@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)