IS43LD16640C Datasheet (data sheet) PDF





IS43LD16640C Datasheet, Mobile LPDDR2 S4 SDRAM

IS43LD16640C   IS43LD16640C  

Search Keywords: IS43LD16640C, datasheet, pdf, ISSI, Mobile, LPDDR2, S4, SDRAM, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

IS43/46LD16640C IS43/46LD32320C ® Lon g-term Support World Class Quality 1Gb (x16, x32) Mobile LPDDR2 S4 SDRAM AUG UST 2017 FEATURES • Low-voltage Cor e and I/O Power Supplies VDD2 = 1.14-1. 30V, VDDCA/VDDQ = 1.14-1.30V, VDD1 = 1. 70-1.95V • High Speed Un-terminated Logic(HSUL_12) I/O Interface • Clock Frequency Range : 10MHz to 533MHz (dat a rate range : 20Mbps to 1066Mbps per I /O) • Four-bit Pre-fetch DDR Archite cture • Multiplexed, double data rat e, command/address inputs • Eight in ternal banks for concurrent operation Bidirectional/differential data str obe per byte of data (DQS/DQS#) • Pr ogrammable Read/Write latencies(RL/WL) and

IS43LD16640C Datasheet, Mobile LPDDR2 S4 SDRAM

IS43LD16640C   IS43LD16640C  
burst lengths(4,8 or 16) • ZQ Calibr ation • On-chip temperature sensor t o control self refresh rate • Partia l –array self refresh(PASR) • Deep power-down mode(DPD) • Operation Te mperature Commercial (TC = 0°C to 85° C) Industrial (TC = -40°C to 85°C) Au tomotive, A1 (TC = -40°C to 85°C) Aut omotive, A2 (TC = -40°C to 105°C) OPT IONS • Configuration: − 64Mx16 (8M x 16 x 8 banks) − 32Mx32 (4M x 32 x 8 banks) Package: − 134-ball BGA for x16 / x32 − 168-ball PoP BGA for x32 description The IS43/46LD16640C/32320C is 1Gbit CMOS LPDDR2 DRAM. The device is organized as 8 banks of 8Meg words o f 16bits or 4Meg words of 32bits. This product uses a double-data-rate archite cture to achieve high-speed operation. The double data rate architecture is es sentially a 4N prefetch architecture wi th an interface designed to transfer tw o data words per clock cycle at the I/O pins. This product offers fully synchr onous operations referenced to both ris ing and falling edges of the clock. The data paths are internally pipelined an d 4n bits prefetched to achieve very hi gh bandwidth. ADDRESS TABLE Parameter Row Addresses Column Addresses Bank Add resses Refresh Count 32Mx32 R0-R12 C0- C8 BA0-BA2 4096 64Mx16 R0-R12 C0-C9 BA 0-BA2 4096 kEY TIMING PARAMETERS1 Speed Grade -18 Data Rate (Mb/s) 1066 Write








@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)