DatasheetsPDF.com

74LVT02

3.3V Quad 2-input NOR gate

Description

74LVT02 3.3 V Quad 2-input NOR gate Rev. 4 — 1 March 2021 Product data sheet 1. General description The 74LVT02 is a quad 2-input NOR gate. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down. 2...

nexperia

Download 74LVT02 Datasheet

Similar Datasheet

74LVT00 3.3V Quad 2-input NAND gate - NXP
74LVT02 3.3V Quad 2-input NOR gate - NXP
74LVT02 3.3V Quad 2-input NOR gate - nexperia
74LVT04 3.3V Hex inverter - NXP
74LVT04 Hex inverter - nexperia
74LVT04-Q100 Hex inverter - nexperia
74LVT08 3.3V Quad 2-input AND gate - NXP
74LVT08 3.3V Quad 2-input AND gate - nexperia
74LVT10 3.3V Triple 3-input NAND gate - NXP
74LVT125 3.3V Quad buffer - NXP

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)