TMS320C82 Datasheet: DIGITAL SIGNAL PROCESSORS





TMS320C82 Datasheet PDF Download

Part Number TMS320C82
Description DIGITAL SIGNAL PROCESSORS
Manufacture etcTI
Total Page 30 Pages
PDF Download Download TMS320C82 Datasheet PDF

Features: TMS320C82 DIGITAL SIGNAL PROCESSOR • Single Chip Parallel MIMD DSP • Over 1.5 Billion RISC-like Operations per Se cond • Master Processor (MP) − 32-B it RISC Processor − IEEE-754 Floating Point − 4K-Byte Instruction Cache 4K-Byte Data Cache • Two Parallel P rocessors (PPs) − 32-Bit Advanced DSP Processors − 64-Bit Opcode Provides Many Parallel Operations per Cycle − 4K-Byte Instruction Cache, 4K-Byte Para meter RAM, and 8K Bytes of Data RAM per PP • Transfer Controller (TC) − 64 -Bit Data Transfers − Up to 480M-Byte /s Transfer Rate − 32-Bit Addressing − Direct EDO DRAM/VRAM Interface − Direct SDRAM Interface − Dynamic Bus Sizing − Intelligent Queuing and Cycl e Prioritization GGP PACKAGE (BOTTOM V IEW) SPRS048 — APRIL 1998 • Big o r Little Endian Operation • 44K Bytes of On-Chip RAM • 4G-Byte Address Spa ce • 16.6 ns Cycle Time • 3.3-V Ope ration • IEEE 1149.1 Test Port (JTAG) description The TMS320C82 is a single chip, MIMD (multiple instruction/multiple data) parallel processor capable.

Keywords: TMS320C82, datasheet, pdf, etcTI, DIGITAL, SIGNAL, PROCESSORS, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

TMS320C82
DIGITAL SIGNAL PROCESSOR
Single Chip Parallel MIMD DSP
Over 1.5 Billion RISC-like Operations per
Second
Master Processor (MP)
32-Bit RISC Processor
IEEE-754 Floating Point
4K-Byte Instruction Cache
4K-Byte Data Cache
Two Parallel Processors (PPs)
32-Bit Advanced DSP Processors
64-Bit Opcode Provides Many
Parallel Operations per Cycle
4K-Byte Instruction Cache, 4K-Byte
Parameter RAM, and 8K Bytes of Data
RAM per PP
Transfer Controller (TC)
64-Bit Data Transfers
Up to 480M-Byte/s Transfer Rate
32-Bit Addressing
Direct EDO DRAM/VRAM Interface
Direct SDRAM Interface
Dynamic Bus Sizing
Intelligent Queuing and Cycle
Prioritization
GGP PACKAGE
(BOTTOM VIEW)
SPRS048 — APRIL 1998
Big or Little Endian Operation
44K Bytes of On-Chip RAM
4G-Byte Address Space
16.6 ns Cycle Time
3.3-V Operation
IEEE 1149.1 Test Port (JTAG)
description
The TMS320C82 is a single chip, MIMD (multiple instruction/multiple data) parallel processor capable of
performing over 1.5 billion operations per second. It consists of a 32-bit RISC Master Processor with a
120-MFlop IEEE Floating Point Unit, two 32-bit parallel-processing DSPs (PPs), and a Transfer Controller
with up to 480 Mbyte/sec transfer rate. All the processors are tightly coupled via an on-chip crossbar which
provides shared access to on-chip RAM. This performance and programmability make the ‘C82 ideally
suited for video, imaging, and high-speed telecommunication applications.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
PRODUCTION DATA information is current as of
publication date. Products conform to specifications per
the terms of Texas Instruments standard warranty.
Production processing does not necessarily include
testing of all parameters.
POST OFFICE BOX 1443 HOUSTON, TEXAS 77251-1443
Copyright © 1998 Texas Instruments Incorporated
1

                    
                    






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)