DS90CR484A 48-Bit LVDS Datasheet

DS90CR484A Datasheet, PDF, Equivalent


Part Number

DS90CR484A

Description

48-Bit LVDS

Manufacture

etcTI

Total Page 27 Pages
Datasheet
Download DS90CR484A Datasheet


DS90CR484A
DS90CR483A, DS90CR484A
www.ti.com
SNLS291A – APRIL 2008 – REVISED APRIL 2013
DS90CR483A / DS90CR484A 48-Bit LVDS Channel Link SER/DES – 33 - 112 MHz
Check for Samples: DS90CR483A, DS90CR484A
FEATURES
1
2 Up to 5.38 Gbits/sec Bandwidth
• 33 MHz to 112 MHz Input Clock Support
• LVDS SER/DES Reduces Cable and Connector
Size
• Pre-emphasis Reduces Cable Loading Effects
• DC Balance Data Transmission Provided by
Transmitter Reduces ISI Distortion
• Cable Deskew of +/1 LVDS Data Bit Time (up
to 80 MHz Clock Rate)
• 5V Tolerant TxIN and Control Input Pins
• Flow Through Pinout for Easy PCB Design
• +3.3V Supply Voltage
• Transmitter Rejects Cycle-to-Cycle Jitter
• Conforms to ANSI/TIA/EIA-644-1995 LVDS
Standard
• Both Devices are Available in 100 Lead TQFP
Package
DESCRIPTION
The DS90CR483A transmitter converts 48 bits of
CMOS/TTL data into eight LVDS (Low Voltage
Differential Signaling) data streams. A phase-locked
transmit clock is transmitted in parallel with the data
streams over a ninth LVDS link. Every cycle of the
transmit clock 48 bits of input data are sampled and
transmitted. The DS90CR484A receiver converts the
LVDS data streams back into 48 bits of CMOS/TTL
data. At a transmit clock frequency of 112MHz, 48
bits of TTL data are transmitted at a rate of 672Mbps
per LVDS data channel. Using a 112MHz clock, the
data throughput is 5.38Gbit/s (672Mbytes/s).
The multiplexing of data lines provides a substantial
cable reduction. Long distance parallel single-ended
buses typically require a ground wire per active signal
(and have very limited noise rejection capability).
Thus, for a 48-bit wide data and one clock, up to 98
conductors are required. With this Channel Link
chipset as few as 19 conductors (8 data pairs, 1 clock
pair and a minimum of one ground) are needed. This
provides an 80% reduction in cable width, which
provides a system cost savings, reduces connector
physical size and cost, and reduces shielding
requirements due to the cables' smaller form factor.
The 48 CMOS/TTL inputs can support a variety of
signal combinations. For example, 6 8-bit words or 5
9-bit (byte + parity) and 3 controls.
The DS90CR483A/DS90CR484A chipset is improved
over prior generations of Channel Link devices and
offers higher bandwidth support and longer cable
drive with three areas of enhancement. To increase
bandwidth, the maximum clock rate is increased to
112 MHz and 8 serialized LVDS outputs are
provided. Cable drive is enhanced with a user
selectable pre-emphasis feature that provides
additional output current during transitions to
counteract cable loading effects. Optional DC
balancing on a cycle-to-cycle basis, is also provided
to reduce ISI (Inter-Symbol Interference). With pre-
emphasis and DC balancing, a low distortion eye-
pattern is provided at the receiver end of the cable. A
cable deskew capability has been added to deskew
long cables of pair-to-pair skew of up to +/1 LVDS
data bit time (up to 80 MHz Clock Rate). These three
enhancements allow cables 5+ meters in length to be
driven.
The chipset is an ideal means to solve EMI and cable
size problems associated with wide, high speed TTL
interfaces.
For more details, please refer to the Applications
Information section of this datasheet.
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
2
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of the Texas
Instruments standard warranty. Production processing does not
necessarily include testing of all parameters.
Copyright © 2008–2013, Texas Instruments Incorporated

DS90CR484A
DS90CR483A, DS90CR484A
SNLS291A – APRIL 2008 – REVISED APRIL 2013
Generalized Block Diagrams
Generalized Transmitter Block Diagram
Generalized Receiver Block Diagram
www.ti.com
2 Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: DS90CR483A DS90CR484A


Features DS90CR483A, DS90CR484A www.ti.com SNLS 291A – APRIL 2008 – REVISED APRIL 2 013 DS90CR483A / DS90CR484A 48-Bit LVD S Channel Link SER/DES – 33 - 112 MHz Check for Samples: DS90CR483A, DS90CR4 84A FEATURES 1 •2 Up to 5.38 Gbits/s ec Bandwidth • 33 MHz to 112 MHz Inpu t Clock Support • LVDS SER/DES Reduce s Cable and Connector Size • Pre-emph asis Reduces Cable Loading Effects • DC Balance Data Transmission Provided b y Transmitter Reduces ISI Distortion Cable Deskew of +/−1 LVDS Data Bit Time (up to 80 MHz Clock Rate) • 5V T olerant TxIN and Control Input Pins • Flow Through Pinout for Easy PCB Desig n • +3.3V Supply Voltage • Transmit ter Rejects Cycle-to-Cycle Jitter • C onforms to ANSI/TIA/EIA-644-1995 LVDS S tandard • Both Devices are Available in 100 Lead TQFP Package DESCRIPTION Th e DS90CR483A transmitter converts 48 bi ts of CMOS/TTL data into eight LVDS (Lo w Voltage Differential Signaling) data streams. A phase-locked transmit clock is transmitted in parallel with the data streams over a .
Keywords DS90CR484A, datasheet, pdf, etcTI, 48-Bit, LVDS, S90CR484A, 90CR484A, 0CR484A, DS90CR484, DS90CR48, DS90CR4, Equivalent, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)