VERSACLOCK SYNTHESIZER. ICS343 Datasheet

ICS343 SYNTHESIZER. Datasheet pdf. Equivalent

ICS343 Datasheet
Recommendation ICS343 Datasheet
Part ICS343
Description VERSACLOCK SYNTHESIZER
Feature ICS343; DATASHEET FIELD PROGRAMMABLE TRIPLE OUTPUT SS VERSACLOCK SYNTHESIZER ICS343 Description The ICS343 .
Manufacture Renesas
Datasheet
Download ICS343 Datasheet




Renesas ICS343
DATASHEET
FIELD PROGRAMMABLE TRIPLE OUTPUT SS VERSACLOCK SYNTHESIZER ICS343
Description
The ICS343 is a low cost, triple-output, field programmable
clock synthesizer. The ICS343 can generate three output
frequencies from 250 kHz to 200 MHz, using up to three
independently configurable PLLs. The outputs may employ
Spread Spectrum techniques to reduce system
electro-magnetic interference (EMI).
Using IDT’s VersaClock™ software to configure the PLL
and output, the ICS343 contains a One-Time
Programmable (OTP) ROM to allow field programmability.
Using Phase-Locked Loop (PLL) techniques, the device
runs from a standard fundamental mode, inexpensive
crystal, or clock. It can replace multiple crystals and
oscillators, saving board space and cost.
The device also has a power down feature that tri-states the
clock outputs and turns off the PLLs when the PDTS pin is
taken low.
The ICS343 is also available in factory-programmed
custom versions for high-volume applications.
Features
8-pin SOIC package (Pb-free)
Highly accurate frequency generation
M/N Multiplier PLL: M = 1...2048, N = 1...1024
Output clock frequencies up to 200 MHz
Spread spectrum capability for lower system EMI
Center or Down Spread up to 4% total
Selectable 32 kHz or 120 kHz modulation
Input crystal frequency from 5 to 27 MHz
Input clock frequency from 2 to 50 MHz
Operating voltage of 3.3 V, using advanced, low power
CMOS process
For one output clock, use the ICS341. For two output
clocks, see the ICS342. For more than three outputs, see
the ICS345 or ICS348.
Block Diagram
VDD
Crystal or
clock input
X1/ICLK
X2
OTP ROM
with PLL
Divider
Values
Crystal
Oscillator
External capacitors are
required with a crystal input.
PLL Clock Synthesis,
Spred Spectrum and
Control Circuitry
CLK1
CLK2
CLK3
GND
PDTS (both outputs and PLL)
IDT®/ ICS™ FIELD PROGRAMMABLE TRIPLE OUTPUT SS VERSACLOCK SYNTHESIZER 1
ICS343
REV M 090613



Renesas ICS343
ICS343
FIELD PROGRAMMABLE TRIPLE OUTPUT SS VERSACLOCK SYNTHESIZER
EPROM CLOCK SYNTHESIZER
Pin Assignment
Output Clock Selection Table
X1/ I CLK
VDD
GND
CLK1
1
2
3
4
8 X2
7 PDTS
6 CLK2
5 CLK3
Output
Frequency
Spread
Amount
CLK2
User
Configurable
User
Configurable
CLK2
User
Configurable
User
Configurable
CLK3
User
Configurable
User
Configurable
8-pin (150 mil) SOIC
Pin Descriptions
Pin
Number
1
2
3
4
5
6
7
8
Pin
Name
X1/ICLK
VDD
GND
CLK1
CLK3
CLK2
PDTS
X2
External Components
Pin
Type
XI
Power
Power
Output
Output
Output
Input
XO
Pin Description
Connect this pin to a crystal or external clock input.
Connect to +3.3 V.
Connect to ground.
Clock output. Weak internal pull-down when tri-state.
Clock output. Weak internal pull-down when tri-state.
Clock output. Weak internal pull-down when tri-state.
Powers down entire chip. Tri-states CLK outputs when low. Internal pull-up.
Connect this pin to a crystal, or float for clock input.
Series Termination Resistor
Clock output traces over one inch should use series
termination. To series terminate a 50trace (a commonly
used trace impedance), place a 33resistor in series with
the clock line, as close to the clock output pin as possible.
The nominal impedance of the clock output is 20.
Decoupling Capacitor
As with any high-performance mixed-signal IC, the ICS343
must be isolated from system power supply noise to perform
optimally.
capacitors must be connected from each of the pins X1 and
X2 to ground.
The value (in pF) of these crystal caps should equal (CL -6
pF)*2. In this equation, CL= crystal load capacitance in pF.
Example: For a crystal with a 16 pF load capacitance, each
crystal capacitor would be 20 pF [(16-6) x 2] = 20.
PCB Layout Recommendations
For optimum device performance and lowest output phase
noise, the following guidelines should be observed.
A decoupling capacitor of 0.01µF must be connected
between VDD and the PCB ground plane.
Crystal Load Capacitors
The device crystal connections should include pads for
small capacitors from X1 to ground and from X2 to ground.
These capacitors are used to adjust the stray capacitance of
the board to match the nominally required crystal load
capacitance. Because load capacitance can only be
increased in this trimming process, it is important to keep
stray capacitance to a minimum by using very short PCB
traces (and no vias) between the crystal and device. Crystal
1) The 0.01µF decoupling capacitor should be mounted on
the component side of the board as close to the VDD pin as
possible. No vias should be used between the decoupling
capacitor and VDD pin. The PCB trace to VDD pin should
be kept as short as possible, as should the PCB trace to the
ground via. Distance of the ferrite bead and bulk decoupling
from the device is less critical.
2) The external crystal should be mounted just next to the
device with short traces. The X1 and X2 traces should not
be routed next to each other with minimum spaces, instead
they should be separated and away from other traces.
IDT® / ICS™ FIELD PROGRAMMABLE TRIPLE OUTPUT SS VERSACLOCK SYNTHESIZER 2
ICS343
REV M 090613



Renesas ICS343
ICS343
FIELD PROGRAMMABLE TRIPLE OUTPUT SS VERSACLOCK SYNTHESIZER
EPROM CLOCK SYNTHESIZER
3) To minimize EMI, the 33series termination resistor (if
needed) should be placed close to the clock output.
4) An optimum layout is one with all components on the
same side of the board, minimizing vias through other signal
layers. Other signal traces should be routed away from the
ICS343. This includes signal traces just underneath the
device, or on layers adjacent to the ground plane layer used
by the device.
ICS343 Configuration Capabilities
The architecture of the ICS343 allows the user to easily
configure the device to a wide range of output frequencies,
for a given input reference frequency.
The frequency multiplier PLL provides a high degree of
precision. The M/N values (the multiplier/divide values
available to generate the target VCO frequency) can be set
within the range of M = 1 to 2048 and N = 1 to 1024.
The ICS343 also provides separate output divide values,
from 2 through 20, to allow the two output clock banks to
support widely differing frequency values from the same
PLL.
Each output frequency can be represented as:
OutputFreq
=
-------R----E-----F----F----r--e----q--------
OutputDivide
M----
N
Spread Spectrum Modulation can be applied as either
“center spread” or “down spread”. During center spread
modulation, the deviation from the target frequency is equal
in the positive and negative directions. The effective
average frequency is equal to the target frequency. In
applications where the clock is driving a component with a
maximum frequency rating, down spread should be applied.
In this case, the maximum frequency, including modulation,
is the target frequency. The effective average frequency is
less than the target frequency.
The ICS343 operates in both center spread and down
spread modes. For center spread, the frequency can be
modulated between +/- 0.125% to +/-2.0%. For down
spread, the frequency can be modulated between -0.25% to
-4.0%.
Both output frequency banks will utilize identical spread
spectrum percentage deviations and modulation rates, if a
common VCO frequency can be identified.
Spread Spectrum Modulation Rate
The spread spectrum modulation frequency applied to the
output clock frequency may occur at a variety of rates. For
applications requiring the driving of “down-circuit” PLLs,
Zero Delay Buffers, or those adhering to PCI standards, the
spread spectrum modulation rate should be set to 30-33
kHz. For other applications, a 120 kHz modulation option is
available.
IDT VersaClock Software
IDT applies years of PLL optimization experience into a
user-friendly software that accepts the user’s target
reference clock and output frequencies and generates the
lowest jitter, lowest power configuration, with only a press of
a button. The user does not need to have prior PLL
experience or determine the optimal VCO frequency to
support multiple output frequencies.
VersaClock software quickly evaluates accessible VCO
frequencies with available output divide values and provides
an easy to understand, bar code rating for the target output
frequencies. The user may evaluate output accuracy,
performance trade-off scenarios in seconds.
Spread Spectrum Modulation
The ICS343 utilizes frequency modulation (FM) to distribute
energy over a range of frequencies. By modulating the
output clock frequencies, the device effectively lowers
energy across a broader range of frequencies; thus,
lowering a system’s electro-magnetic interference (EMI).
The modulation rate is the time from transitioning from a
minimum frequency to a maximum frequency and then back
to the minimum.
Using VersaClock Products with an Input Clock
Source
In order to ensure proper startup with an input clock rather
than a crystal, the supply voltage must be within the
operating range (3.3V ±10%) and the input signal must be
stable and free from glitching. The input clock must provide
pulses of at least 20ns, and no more than 500ns, for at least
160 clock cycles without any interruptions to the clock or
power during this period. It may take up to 4ms for output
frequencies to reach their target frequency values.
An alternative method is to have the PDTS pin asserted low
while power supplies and clock sources stabilize.Once the
power supply and input clock source are constant and within
the acceptable frequency range, bring PDTS high. This
approach is preferred if the clock source is derived from
another PLL, or the source oscillator produces
unpredictable output pulses prior to stabilization. No
considerations need to be taken when using a crystal input
source with VersaClock products.
IDT® / ICS™ FIELD PROGRAMMABLE TRIPLE OUTPUT SS VERSACLOCK SYNTHESIZER 3
ICS343
REV M 090613







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)