Power Module. AOZ5517QI-02 Datasheet

AOZ5517QI-02 Module. Datasheet pdf. Equivalent

AOZ5517QI-02 Datasheet
Recommendation AOZ5517QI-02 Datasheet
Part AOZ5517QI-02
Description DrMOS Power Module
Feature AOZ5517QI-02; AOZ5517QI-02 High-Current, High-Performance DrMOS Power Module General Description The AOZ5517QI-02.
Manufacture Alpha & Omega Semiconductors
Datasheet
Download AOZ5517QI-02 Datasheet




Alpha & Omega Semiconductors AOZ5517QI-02
AOZ5517QI-02
High-Current, High-Performance
DrMOS Power Module
General Description
The AOZ5517QI-02 is a high efficiency synchronous
buck power stage module consisting of two asymmetrical
MOSFETs and an integrated driver. The MOSFETs are
individually optimized for operation in the synchronous
buck configuration. The High-Side MOSFET is optimized
to achieve low capacitance and gate charge for fast
switching with low duty cycle operation. The Low-Side
MOSFET has ultra low ON resistance to minimize
conduction loss. The compact 5mm x 5mm QFN
package is optimally chosen and designed to minimize
parasitic inductance for minimal EMI signature.
The AOZ5517QI-02 uses PWM and/or FCCM input for
accurate control of the power MOSFETs switching
activities, is compatible with 5V (CMOS) logic and
supports Tri-State PWM.
A number of features are provided making the
AOZ5517QI-02 a highly versatile power module. The
bootstrap diode is integrated in the driver. The Low-Side
MOSFET can be driven into diode emulation mode to
provide asynchronous operation and improve light-load
performance. The pin-out is also optimized for low
parasitics, keeping their effects to a minimum.
Features
4.5V to 25V power supply range
4.5V to 5.5V driver supply range
60A continuous output current
- Up to 80A with 10ms on pulse
- Up to 120A with 10us on pulse
Up to 2MHz switching operation
5V PWM / Tri-State input compatible
Under-Voltage LockOut protection
FCCM pin control for Shutdown / Diode Emulation /
CCM operation
Standard 5mm x 5mm QFN-31L package
Applications
Notebook computers
Memory and graphic cards
VRMs for motherboards
Point of load DC/DC converters
Video gaming console
Typical Application Circuit
VCC
THWN
VIN
BOOT
PWM
Controller
FCCM
PWM
Driver
Logic
and
Delay
AGND
CVCC
5V
VCC
HS
Driver
LS
Driver
PVCC
PGND
CPV CC
CBOOT
PHASE
VSWH
GL
4.5V ~ 20V
CIN
L1
VOUT
COUT
PGND
Rev. 1.0 April 2020
www.aosmd.com
Page 1 of 17



Alpha & Omega Semiconductors AOZ5517QI-02
AOZ5517QI-02
Ordering Information
Part Number
AOZ5517QI-02
Junction Temperature Range
-40°C to +150°C
Package
QFN5x5-31L
Environmental
RoHS
AOS Green Products use reduced levels of Halogens, and are also RoHS compliant.
Please visit www.aosmd.com/media/AOSGreenPolicy.pdf for additional information.
Pin Configuration
31 30 29 28 27 26 25 24
PWM 1
FCCM 2
VCC 3
NC 4
BOOT 5
NC 6
PHASE 7
VIN 8
PGND
VIN
GL
PGND
23 VSWH
22 VSWH
21 VSWH
20 VSWH
19 VSWH
18 VSWH
17 VSWH
16 VSWH
9 10 11
12 13 14 15
QFN5x5-31L
(Top View)
Rev. 1.0 April 2020
www.aosmd.com
Page 2 of 17



Alpha & Omega Semiconductors AOZ5517QI-02
AOZ5517QI-02
Pin Description
Pin Number Pin Name
1 PWM
2 FCCM
3
4
5
6
7
8, 9, 10, 11
12, 13, 14, 15
16, 17, 18, 19,
20, 21, 22, 23,
24, 25, 26
27
28
29
30
31
VCC
NC
BOOT
NC
PHASE
VIN
PGND
VSWH
GL
PGND
PVCC
THWN
NC
Pin Function
PWM input signal from the controller IC. This input is compatible with 5V and Tri-State logic
level.
Continuous conduction mode of operation is allowed when FCCM = High.
Discontinuous mode is allowed and diode emulation mode is active when FCCM = Low.
High impedance on the input of FCCM will shutdown both High-Side and Low-Side MOSFETs.
5V Bias for Internal Logic Blocks. Ensure to position a 1µF MLCC directly between VCC and
PGND (Pin 28).
Internally connected to PGND paddle. It can be left floating (No Connect) or tied to PGND.
High-Side MOSFET Gate Driver supply rail. Connect a 100nF ceramic capacitor between
BOOT and the PHASE (Pin 7).
Internally connected to VIN paddle. It can be left floating (no connect) or tied to VIN.
This pin is dedicated for bootstrap capacitor AC return path connection from BOOT (Pin 5).
Power stage High Voltage Input (Drain connection of High-Side MOSFET).
Power Ground pin for power stage (Source connection of Low-Side MOSFET).
Switching node connected to the Source of High-Side MOSFET and the Drain of Low-Side
MOSFET. These pins are used for Zero Cross Detection and Anti-Overlap Control as well as
main inductor terminal.
Low-Side MOSFET Gate connection. This is for test purposes only.
Power Ground pin for High-Side and Low-Side MOSFET Gate Drivers. Ensure to connect 1µF
directly between PGND and PVCC (Pin 29).
5V Power Rail for High-Side and Low-Side MOSFET Drivers. Ensure to position a 1µF MLCC
directly between PVCC and PGND (Pin 28).
Thermal warning indicator. This is an open-drain output. When the temperature at the driver IC
die reaches the Over Temperature Threshold, this pin is pulled low.
No Connect
Rev. 1.0 April 2020
www.aosmd.com
Page 3 of 17







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)