FRACTIONAL-N PLL. HMC807LP6CE Datasheet

HMC807LP6CE PLL. Datasheet pdf. Equivalent

Part HMC807LP6CE
Description FRACTIONAL-N PLL
Feature HMC807LP6CE v03.0411 FRACTIONAL-N PLL WITH INTEGRATED VCO, 12.4 - 13.4 GHz Features • RF Bandwidt.
Manufacture Analog Devices
Datasheet
Download HMC807LP6CE Datasheet



HMC807LP6CE
HMC807LP6CE
v03.0411
FRACTIONAL-N PLL WITH
INTEGRATED VCO, 12.4 - 13.4 GHz
Features
RF Bandwidth: 12.4 GHz to 13.4 GHz
Fractional or Integer Modes
Ultra Low Phase Noise
12.9 GHz; 50 MHz Ref.
-95 / -98 dBc/Hz @ 10 kHz (Frac / Int)
-132 dBc/Hz @ 1 MHz (Open Loop)
Figure of Merit (FOM)
-221 / -226 dBc/Hz (Frac / Int)
24-bit Step Size, Resolution 3 Hz typ
225 MHz, 14-bit reference path input
Direct FSK Modulation Mode
Cycle Slip Prevention
Read / Write Serial Port, Chip ID
40 Lead 6 x 6 mm SMT Package: 36 mm²
Typical Applications
7
VSAT Radio
Point-to-Point / Multi-Point Radio
Military End-Use
Phased Array Applications
Test Equipment & Industrial Control
Functional Diagram
7-1
[1] Please refer to the pin description table for details
IrrliniecgfseohFpntrsomsoenoasrftiisibtohpingilrirrtdyafiuncpirstnaeeairdsts,ihesbesduydmtehimebaldtypivmlbiAcPeyaanyAhtariorlynooenagslnauoolDrgetneofD:rdvtoheim9cevteri7cwoistes8issiuspe-fso2lbeura.ne5idtSlcis0eepevure-esca3deoinf,i3yctnroadop4triaboe3ftenoersrnastascn:oucyrbuHFjipernaaacfirtttteiexnttnoig:attecner9mhdiga7ehMnrnte8gstlseii-aoco2bwffrlAie5ptohn.a0oawtHuelo-tonag3wntsvoDe3otveiecr7eveori3C,.ctheNnesooor. rpOFOPoorhrndraoenetpTierroei:ccnO7eh8,,nn12od--30lleoi2lngiA9veye-l4rWpay7h,at0yaa0w,n•PRdw.OOowtor.ad.Bdephorl,iaxtocCtn9ietl1hein0oe.e6rcld,maoeNtmrswosf:rwowArwondo.aa,dlno,MagMloAADge.00cv21oic0m8e62s24,-9In10c.6,
Trademarks and registered trademarks aArepthpelpircopaetrityoonf thSeiur rpesppeoctrivte: oPwhneorsn. e: 978-250-33A4p3plicoartioanpSpusp@pohrti:tPtihteo.nceo: 1m-800-ANALOG-D



HMC807LP6CE
v03.0411
HMC807LP6CE
FRACTIONAL-N PLL WITH
INTEGRATED VCO, 12.4 - 13.4 GHz
General Description
The HMC807LP6CE is a fully functioned Fractional-N Phase-Locked-Loop (PLL) with an Integrated Voltage
Controlled Oscillator (VCO). The input reference frequency range is 100 kHz to 220 MHz while the advanced delta-
sigma modulator design in the fractional PLL allows both ultra-fine step sizes and very low spurious products. The
highly integrated structure provides excellent phase noise performance over temperature, shock and process. The
HMC807LP6CE is packaged in a leadless QFN 6 x 6 mm surface mount package. The output power is 8 dBm typical,
making the HMC807LP6CE ideal for driving the LO port of many of Hittite’s Hi Linearity and I/Q mixer products.
For theory of operation and register map refer to the “PLLs w/ Integrated VCO - Microwave VCOs” Operating Guide.
To view the Operating Guide, please visit www.hittite.com and choose HMC807LP6CE from the “Search by Part
Number” pull down menu.
Electrical Specifications, TA = +25° C; VCCVCO, VDDCP, VCCCP = +5V; AVCC, VCCPS
VDDPFD, AVDD, RVDD, DVDD, DVDDM, DVDDQ, VDDIO = +3.3V; AGND = DGND = 0V
Parameter
RF Output Characteristics
VCO Output Frequency Range
VCO Output Power
VCO Tuning Voltage
VCO Tuning Sensitivity
Frequency Pulling (into a 2:1 VSWR)
Frequency Pushing
Frequency Drift Rate
Condition
VTUNE = +5V
VTUNE = +5V
Min.
12.4
4
2
Sub Harmonic (1/2)
Harmonic (2nd)
Harmonic (3rd)
VCO SSB Phase Noise @ 100 kHz Offset (Open Loop)
VTUNE = +5V
Fvco = 12.9 GHz
Synthesizer In-Band
SSB Phase Noise @ 10 kHz Offset (Frac/Int)
Fref = 50 MHz Fvco = 12.9 GHz
Loop BW = 100 kHz
Synthesizer Normalized In-Band
SSB Phase Noise Floor (Frac/Int)
Synthesizer Fractional Spurs [1]
Synthesizer Frequency Settling Time (100 MHz Step)
From 13 GHz to 12.9 GHz
Loop BW = 100 kHz
16-Bit Divider Range (Int)
N Divider Ratio 216+31
32
16-Bit Divider Range (Frac)
N Divider Ratio 216-1
36
REF Input Characteristics
Max Ref Input Frequency (3.3V)
200
Min Ref Input Frequency
Typ.
12.9
8
190
5
6
1.2
25
18
35
-110
-95 / -98
-221 / -226
-65
104
225
100
Max.
Units
13.4
GHz
10
dBm
13
V
MHz/V
MHz pp
MHz/V
MHz/
°C
dBc
dBc
dBc
dBc/Hz
dBc/Hz
65567
65535
dBc/Hz
dBc
μs
MHz
200
kHz
Ref Input Sensitivity
Max Ref Input
AC Coupled
DC Coupled
500
700
mVpp
0
VDDIO
V
Ref Input Capacitance
5
pF
14-Bit Ref Divider Range
16383
1
[1] Actual spur level is dependent on loop parameters and will increase at division ratios closest to integer boundaries. Number listed is average
value.
IrrliniecgfseohFpntrsomsoenoasrftiisibtohpingilrirrtdyafiuncpirstnaeeairdsts,ihesbesduydmtehimebaldtypivmlbiAcPeyaanyAhtariorlynooenagslnauoolDrgetneofD:rdvtoheim9cevteri7cwoistes8issiuspe-fso2lbeura.ne5idtSlcis0eepevure-esca3deoinf,i3yctnroadop4triaboe3ftenoersrnastascn:oucyrbuHFjipernaaacfirtttteiexnttnoig:attecner9mhdiga7ehMnrnte8gstlseii-aoco2bwffrlAie5ptohn.a0oawtHuelo-tonag3wntsvoDe3otveiecr7eveori3C,.ctheNnesooor. rpOFOPoorhrndraoenetpTierroei:ccnO7eh8,,nn12od--30lleoi2lngiA9veye-l4rWpay7h,at0yaa0w,n•PRdw.OOowtor.ad.Bdephorl,iaxtocCtn9ietl1hein0oe.e6rcld,maoeNtmrswosf:rwowArwondo.aa,dlno,MagMloAADge.00cv21oic0m8e62s24,-9In10c.6,
Trademarks and registered trademarks aArepthpelpircopaetrityoonf thSeiur rpesppeoctrivte: oPwhneorsn. e: 978-250-33A4p3plicoartioanpSpusp@pohrti:tPtihteo.nceo: 1m-800-ANALOG-D
7
7-2





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)