DatasheetsPDF.com

IDT72T6360

Renesas
Part Number IDT72T6360
Manufacturer Renesas
Description 2.5V SEQUENTIAL FLOW-CONTROL DEVICE
Published Aug 7, 2020
Detailed Description 2.5V SEQUENTIAL FLOW-CONTROL DEVICE 36 BIT WIDE CONFIGURATION For use with 128Mb to 256Mb DDR SDRAM IDT72T6360 OBSOLETE...
Datasheet PDF File IDT72T6360 PDF File

IDT72T6360
IDT72T6360


Overview
2.
5V SEQUENTIAL FLOW-CONTROL DEVICE 36 BIT WIDE CONFIGURATION For use with 128Mb to 256Mb DDR SDRAM IDT72T6360 OBSOLETE PART FEATURES • IDT Standard mode or FWFT mode of operation • Product to be used with single or multiple external DDR SDRAM to provide significant storage capability of up to 1Gb density • Empty and full flags for monitoring memory status • Programmable Almost-Empty and Almost-Full flags, each flag • 166MHz operation (6ns read/write cycle time) • User selectable input and output port bus-sizing - x36in to x36out can default to one of four preselected offsets or serially programmed to a specific value • Selectable synchronous/asynchronous timing modes for - x36in to x18out Almost-Empty and Almost-Full flags - x36in to x9out • Master Reset clears all data and settings - x18in to x36out - x18in to x18out R - x18in to x9out T - x9in to x36out R O - x9in to x18out F - x9in to x9out A • For other bus configurations see IDT72T6480 (x12, x24, or x48) P D • 2.
5V-LVTTL or 3.
3V-LVTTL configured ports • Independent and simultaneous read and write access E E • User selectable synchronous/asynchronous read and write T D port timing E N S FUNCTIONAL BLOCK DIAGRAM • Partial Reset clears data, but retains programmable settings • Depth expandable with multiple devices for densities greater than 1Gb • Width expandable with multiple devices for bus widths greater than 36 bits • JTAG functionality (Boundary Scan) • Available in a 324-pin PBGA, 1mm pitch, 19mm x 19mm • HIGH performance 0.
18μm CMOS technology • Industrial temperature range (-40°C to +85°C) is available • Supports industry standard DDR specifications, including Samsung, Micron, and Infineon memories OL ME IGN FWFT S FSEL[1:0] B OM ES FF/IR PAF O C D EF/OR PAE Flag Logic RE EW x36, x18, or x9 IDT72T6360 Sequential Flow Control Device 36-bits I/O Bus Reset Configuration Logic MRS PRS IOSEL BM[3:0] x36, x18, or x9 Output Register 36-bits NOT N REN WEN WCLK/WR RCLK/RD Write Contro...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)