DatasheetsPDF.com

Timing Controller. FPD85310 Datasheet

DatasheetsPDF.com

Timing Controller. FPD85310 Datasheet
















FPD85310 Controller. Datasheet pdf. Equivalent













Part

FPD85310

Description

Panel Timing Controller



Feature


FPD85310 Panel Timing Controller Septem ber 1999 FPD85310 Panel Timing Control ler General Description The FPD85310 Pa nel Timing Controller is an integrated FPD-Link based TFT-LCD timing controlle r. It resides on the flat panel display and provides the interface signal rout ing and timing control between graphics or video controllers and a TFT-LCD sys tem. FPD-Link is a.
Manufacture

National Semiconductor

Datasheet
Download FPD85310 Datasheet


National Semiconductor FPD85310

FPD85310; low power, low electromagnetic interfer ence interface used between this contro ller and the host system. The FPD85310 chip links the panel’s system interfa ce to the display via a ten wire LVDS d ata bus. That data is then routed to th e source and gate display drivers. XGA and SVGA resolutions are supported. The FPD85310 is programmable via an option al external serial E.


National Semiconductor FPD85310

EPROM. Reserved space in the EEPROM is a vailable for display identification inf ormation. The system can access the EEP ROM to read the display identification data or program initialization values u sed by the FPD85310. Features n FPD-Li nk System Interface utilizes Low Voltag e Differential Signaling (LVDS). n Syst em programmable via EEPROM n Suitable f or notebook and mo.


National Semiconductor FPD85310

nitor applications n 8-bit or 6-bit syst em interface n XGA or SVGA capable n Su pports single or dual port column drive rs n Programmable outputs provide custo mized control for standard or in-house column drivers and row drivers n Fail-s afe operation prevents panel damage wit h system clock failure n Programmable s kew rate controlled outputs on CD inter face for reduced E.





Part

FPD85310

Description

Panel Timing Controller



Feature


FPD85310 Panel Timing Controller Septem ber 1999 FPD85310 Panel Timing Control ler General Description The FPD85310 Pa nel Timing Controller is an integrated FPD-Link based TFT-LCD timing controlle r. It resides on the flat panel display and provides the interface signal rout ing and timing control between graphics or video controllers and a TFT-LCD sys tem. FPD-Link is a.
Manufacture

National Semiconductor

Datasheet
Download FPD85310 Datasheet




 FPD85310
September 1999
FPD85310
Panel Timing Controller
General Description
The FPD85310 Panel Timing Controller is an integrated
FPD-Link based TFT-LCD timing controller. It resides on the
flat panel display and provides the interface signal routing
and timing control between graphics or video controllers and
a TFT-LCD system. FPD-Link is a low power, low electro-
magnetic interference interface used between this controller
and the host system.
The FPD85310 chip links the panel’s system interface to the
display via a ten wire LVDS data bus. That data is then
routed to the source and gate display drivers. XGA and
SVGA resolutions are supported.
The FPD85310 is programmable via an optional external se-
rial EEPROM. Reserved space in the EEPROM is available
for display identification information. The system can access
the EEPROM to read the display identification data or pro-
gram initialization values used by the FPD85310.
Features
n FPD-Link System Interface utilizes Low Voltage
Differential Signaling (LVDS).
n System programmable via EEPROM
n Suitable for notebook and monitor applications
n 8-bit or 6-bit system interface
n XGA or SVGA capable
n Supports single or dual port column drivers
n Programmable outputs provide customized control for
standard or in-house column drivers and row drivers
n Fail-safe operation prevents panel damage with system
clock failure
n Programmable skew rate controlled outputs on CD
interface for reduced EMI
n Polarity pin reduces CD data bus switching
n CMOS circuitry operates from a 3.3V supply
System Diagram
TRI-STATE® is a registered trademark of National Semiconductor Corporation.
© 1999 National Semiconductor Corporation DS101086
DS101086-1
www.national.com




 FPD85310
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
Supply Voltage (VDD)
DC Input Voltage (VIN)
DC Output Voltage (VOUT)
Storage Temperature Range
(TSTG)
Lead Temperature (TL)
(Soldering 10 sec.)
4.1V
−0.5V to VDD +0.5V
−0.5V to VDD +0.5V
−65˚C to +150˚C
260˚C
ESD Rating:
(CZAP = 120 pF, RZAP = 1500)
MM = 200V, HBM = 2000V
Operating Conditions
Min Max Units
Supply Voltage (VDD)
3.0 3.6
V
Operating Temp. Range (TA)
0 70 ˚C
Note 1: “Absolute Maximum Ratings” are those values beyond which the
safety of the device cannot be guaranteed. They are not meant to imply that
the devices should be operated at these limits. The table of “Electrical Char-
acteristics” specifies conditions of device operation.
DC Electrical Characteristics TA = 0˚C to 70˚C, VDD = 3.3V ± 0.3V (unless otherwise specified)
Symbol
VOH
VOL
VIH
VIL
IIN
IOZ
IDD
VTHH
VTHL
Parameter
Minimum High Level
Output Voltage
Maximum Low Level
Output Voltage
Minimum High Level
Input Voltage
Maximum Low Level
Input Voltage
Input Current
Maximum TRI-STATE
Output Leakage Current
Average Supply Current
Differential Input High
Threshold
Differential Input Low
Threshold
Conditions
VDD = 3.0V, IOH = 1 mA
VDD = 3.0V, IOL = 1 mA
VIN = VDD
VIN = VDD, VIN = VSS
f = 65 MHz, CLOAD = 50 pF
Common Mode Voltage = +1.2V
Common Mode Voltage = +1.2V
Min
2.4
2.0
-100
Max
0.4
0.8
10
10
312
+100
Units
V
V
V
V
µA
µA
mA
mV
mV
Device Specifications TA = 0˚C to 70˚C, VDD = 3.3V (unless otherwise specified)
Symbol
RPLLS
RCCS
Parameter
Receiver Phase Lock Loop Set Time
RxIN Channel-to-Channel Skew (Note 2)
Conditions
Min
Note 2: This limit assumes a maximum cable skew of 350 ps. Actual automated test equipment limit is 400 ps due to tester accuracy.
Max
10
700
Units
ms
ps
www.national.com
DS101086-12
FIGURE 1. FPD85310 (Receiver) Phase Lock Loop Set Time
2




 FPD85310
Device Specifications TA = 0˚C to 70˚C, VDD = 3.3V (unless otherwise specified) (Continued)
DS101086-13
Note 3: Measurements at VDIFF = 0V
Note 4: RCCS measured between earliest and latest LVDS edges
Note 5: *RxIN3 pair (RxIN_3±) is option for 24-bit color depth
FIGURE 2. FPD85310 (Receiver) Channel-to-Channel Skew and Pulse Width
DS101086-14
FIGURE 3. FPD85310’s (Receiver) Format of the Input Data
Symbol
SPsetup
SPhold
RGBsetup
RGBhold
CLKpw
CLKperiod
Parameter
E/OSP from E/OCLK
E/OSP from E/OCLK
ER/EG/EB/OR/OG/OB from E/OCLK
ER/EG/EB/OR/OG/OB from E/OCLK
E/OCLK pulsewidth
E/OCLK period
Note 6: Timing applies to Dual Bus output modes.
Conditions
65 MHz Video (Note 6)
65 MHz Video (Note 6)
65 MHz Video (Note 6)
65 MHz Video (Note 6)
65 MHz Video (Note 6)
65 MHz Video (Note 6)
Min
8
8
8
8
11
25
Max
Units
ns
ns
ns
ns
ns
ns
FIGURE 4. Column Driver Bus AC Timing
3
DS101086-15
www.national.com




Recommended third-party FPD85310 Datasheet







@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)