TERMINATION NETWORK. PAC121GTL Datasheet

PAC121GTL NETWORK. Datasheet pdf. Equivalent

Part PAC121GTL
Description HIGH PERFORMANCE GTL TERMINATION NETWORK
Feature CALIFORNIA MICRO DEVICES PAC560GTL High Performance GTLTermination Network for Socket 370 Processo.
Manufacture California Micro Devices Corp
Datasheet
Download PAC121GTL Datasheet



PAC121GTL
CALIFORNIA MICRO DEVICES
PAC560GTL
High Performance GTLTermination Network for Socket 370 Processors
Features
• 24 terminations in a single package
• 5 chip solution for all 119 GTL terminations
• High speed termination network
• Center ground pin placement reduces ground
bounce and eases board layout
• Very low cross-talk
• Saves board space and reduces assembly cost
Applications
• High Performance Servers
• High Performance Desk Top Systems
• Intel Celeron™ and Pentium™ CPUs
Application Information
High speed microprocessors demand unique, high
speed bus termination. The PACGTL Termination
Network provides 24 terminations per package and
meets the requirements for high speed terminations.
The termination resistor values are 56 or 120 ohms
each. Five devices provide the necessary terminations
for the 32-bit address bus, 64-bit data bus, and the
control of status signals. Potential board layout solutions
are included in this datasheet.
This termination network provides high performance,
high reliability, and low cost through manufacturing
efficiency. The termination resistor elements are
fabricated using state-of-the-art thin film manufacturing.
This integrated solution is silicon-based and has the
same reliability characteristics of today’s microprocessor
products. The thin film resistors have very high stability
over temperature, over applied voltage, and over life. In
addition, the QSOP (SSOP) industry standard packag-
ing is easy to handle in manufacturing and yields high
reliability similar to other semiconductor components.
STANDARD CONFIGURATION
Pins
28
28
Package
STANDARD PART ORDERING INFORMATION
Ordering Part Number
Style
Part Marking
QSOP
PAC560GTL
QSOP
PAC121GTL
When placing an order please specify desired shipping: Tubes or Tage & Reel.
All trademarks are the property of their respective holders. P/Active® is a registered trademark and PAC™ is a trademark of California Micro Devices.
© 2000 California Micro Devices Corp. All rights reserved.
7/31/2000 215 Topaz Street, Milpitas, California 95035
Tel: (408) 263-3214
Fax: (408) 263-7846
C0970500
www.calmicro.com
1



PAC121GTL
CALIFORNIA MICRO DEVICES
STANDARD VALUES
Resistor (R)
56or 120
Absolute Tolerance (R)
±5%
TCR
±150ppM
Operating Temperature Range
0°C to 70°C
Max Package Power Rating (70°C)
1W
Minimum Insulation Resistance
10,000M
Cross-talk*
4%
R()
56
120
Code
560
121
RECOMMENDED LAYOUT FOR SOCKET 370 (OPTION A) FOR CELERON™
AND MENDOCINO™ CPUs
11-mil track pitch, single layer
PAC560GTL
Power Rating/
Resistor
100mW
40mW
Note: This option requires 1 metal layer in board routing for all 119 GTL termination lines.
©2000 California Micro Devices Corp. All rights reserved.
2 215 Topaz Street, Milpitas, California 95035
Tel: (408) 263-3214
Fax: (408) 263-7846
www.calmicro.com 7/31/2000





@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)