|
|
Interface Circuit. PBL38640-2 Datasheet |
|
|
March 2000
PBL 386 40/2
Subscriber Line
Interface Circuit
Description
The PBL 386 40/2 Subscriber Line Interface Circuit (SLIC) is a 90 V bipolar integrated
circuit for use in Digital Loop Carrier, FITL and other telecommunications equipment.
The PBL 386 40/2 has been optimized for low total line interface cost and a high
degree of flexibility in different applications.
The PBL 386 40/2 emulates resistive loop feed, programmable between 2x50 Ω
and 2x900 Ω, with short loop current limiting adjustable to max 45 mA. In the current
limited region the loop feed is nearly constant current with a slight slope correspond-
ing to 2x30 kΩ.
A second, lower battery voltage may be connected to the device to reduce short
loop power dissipation. The SLIC automatically switches between the two battery
supply voltages without need for external components or external control.
The SLIC incorporates loop current, ground key and ring trip detection functions.
The PBL 386 40/2 is compatible with both loop and ground start signaling.
Two- to four-wire and four- to two-wire voice frequency (VF) signal conversion is
accomplished by the SLIC in conjunction with either a conventional CODEC/filter or
with a programmable CODEC/filter, e.g. SLAC, SiCoFi, Combo II. The programmable
two-wire impedance, complex or real, is set by a simple external network.
Longitudinal voltages are suppressed by a feedback loop in the SLIC and the
longitudinal balance specifications meet the DLC requirements.
The PBL 386 40/2 package options are 24-pin SSOP package, 24-pin SOIC and
28-pin PLCC.
DT
DR
TIPX
RINGX
HP
VCC
VBAT2
VBAT
AGND
BGND
Two-wire
Interface
Figure 1. Block diagram.
Ring Trip
Comparator
Ground Key
Detector
Line Feed
Controller
and
Longitudinal
Signal
Suppression
Off-hook
Detector
VF Signal
Transmission
PTG
Ring Relay
Driver
Input
Decoder
and
Control
RRLY
C1
C2
C3
DET
POV
PSG
PLC
LP
PLD
REF
VTX
RSN
Key Features
• 24-pin SSOP package
• High and low battery with automatic
switching
• 65 mW on-hook power dissipation in
active state
• On-hook transmission
• Long loop battery feed tracks Vbat for
maximum line voltage
• Only +5 V feed in addition to battery
• Selectable transmit gain (1x or 0.5x)
• No power-up sequence
• Programmable signal headroom
• 43V open loop voltage @ -48V battery
feed
• Constant loop voltage for line leakage
<5 mA (RLeak ~ >10 kΩ @ -48V)
• Full longitudinal current capability
during on-hook state
• Analog over temperature protection
permits transmission while the
protection circuit is active
• Line voltage measurement
• Polarity reversal
• Ground key detector
• Tip open state with ring ground
detector
• -40°C to +85°C ambient temperature
range
PBL 386 40/2
24-pin SOIC, 24-pin SSOP, 28-pin PLCC
1
|
|
PBL 386 40/2
Maximum Ratings
Parameter
Temperature, Humidity
Storage temperature range
Operating temperature range
Operating junction temperature range, Note 1
Power
supply,
-40°C
≤
T
Amb
≤
+85°C
V with respect to A/BGND
CC
VBat2 with respect to A/BGND
V with respect to A/BGND, continuous
Bat
V with respect to A/BGND, 10 ms
Bat
Power dissipation
Continuous
power
dissipation
at
T
Amb
≤
+85
°C
Ground
Voltage between AGND and BGND
Relay Driver
Ring relay supply voltage
Ring trip comparator
Input voltage
Input current
Digital inputs, outputs (C1, C2, C3, DET)
Input voltage
Output voltage
TIPX
and
RINGX
terminals,
-40°C
<
T
Amb
<
+85°C,
VBat
=
-50V
Maximum supplied TIPX or RINGX current
TIPX or RINGX voltage, continuous (referenced to AGND), Note 2
TIPX or RINGX, pulse < 10 ms, t > 10 s, Note 2
Rep
TIPX
or
RINGX,
pulse
<
1
µs,
t
Rep
>
10
s,
Note
2
TIPX or RINGX, pulse < 250 ns, t > 10 s, Notes 2 & 3
Rep
Symbol
T
Stg
T
Amb
T
J
V
CC
VBat2
V
Bat
V
Bat
P
D
V
G
Min
-55
-40
-40
-0.4
VBat
-75
-80
-0.3
Max
+150
+110
+140
Unit
°C
°C
°C
6.5 V
0.4 V
0.4 V
0.4 V
1.5 W
+0.3
V
BGND+14 V
V ,V
DT DR
I ,I
DT DR
V
Bat
-5
AGND
5
V
mA
V -0.4 V V
ID CC
V -0.4 V V
OD CC
ITIPX, IRINGX
VTA, VRA
VTA, VRA
VTA, VRA
V ,V
TA RA
-100
-80
VBat -10
VBat -25
V -35
Bat
+100
2
5
10
15
mA
V
V
V
V
Recommended Operating Condition
Parameter
Ambient temperature
V with respect to AGND
CC
V with respect to AGND
Bat
AGND with respect to BGND
Symbol
T
Amb
V
CC
V
Bat
VG
Min
-40
4.75
-58
-100
Max
+85
5.25
-8
100
Unit
°C
V
V
mV
Notes
1. The circuit includes thermal protection. Operation at or above 140°C junction temperature may degrade device reliability.
2. With the diodes DVB and DVB2 included, see figure 12.
3. RF1 and RF2 ≥ 20 Ω is also required. Pulse is applied to TIP and RING outside RF1 and RF2.
2
|
PBL 386 40/2
Electrical Characteristics
-40 °C ≤ TAmb ≤ +85 °C, PTG = open (see pin description), VCC = +5V ±5 %, VBat = -58V to -40V, VBat2 =-32V, RLC=32.4 kΩ,
IL = 27 mA. RL = 600 Ω, RF1=RF2=0, RRef = 49.9 kΩ, CHP = 47nF, CLP=0.15 µF, RT = 120 kΩ, RSG = 0 kΩ, RRX = 60 kΩ,
RR = 52.3 kΩ, ROV =∞ unless otherwise specified. Current definition: current is positive if flowing into a pin.
Ref
Parameter
fig Conditions
Min Typ
Max
Unit
Two-wire port
Overhead voltage, VTRO ,ILdc > 18mA
On-Hook, ILdc < 5mA
Input impedance, ZTR
Longitudinal impedance, ZLOT, ZLOR
Longitudinal current limit, ILOT, ILOR
Longitudinal to metallic balance, BLM
Longitudinal to metallic balance, BLME
Longitudinal to four wire balance BLFE
BLME
=
20
·
Log
ELo
VTR
BLFE = 20 · Log
ELo
VTX
Metallic to longitudinal balance, BMLE
BMLE = 20 · Log
VTR
VLo
; ERX = 0
2 Active state
1% THD, ROV = ∞
Note 1
2.7
1.1
Note 2
0 < f < 100 Hz
active state
28
IEEE standard 455-1985, ZTRX=736Ω
Normal polarity:
0.2
kHz
<
f
<
1.0
kHz,
T
amb
0-70°C
1.0
kHz
<
f
<
3.4
kHz,
T
amb
0-70°C
0.2 kHz < f < 1.0 kHz, Tamb -40-85°C
1.0 kHz < f < 3.4 kHz, Tamb -40-85°C
Reverse polarity:
63
60
60
55
0.2
kHz
<
f
<
1.0
kHz,
T
amb
0-70°C
1.0 kHz < f < 3.4 kHz, Tamb 0-70°C
0.2
kHz
<
f
<
1.0
kHz,
T
amb
-40-85°C
1.0
kHz
<
f
<
3.4
kHz,
T
amb
-40-85°C
59
55
55
55
3 Normal polarity:
3 0.2 kHz < f < 1.0 kHz, Tamb 0-70°C 63
1.0 kHz < f < 3.4 kHz, Tamb 0-70°C 60
0.2 kHz ≤ f ≤ 1.0 kHz, Tamb -40-85°C 60
1.0 kHz < f < 3.4 kHz, Tamb -40-85°C 55
Reverse polarity:
0.2 kHz < f < 1.0 kHz, Tamb 0-70°C
1.0 kHz < f < 3.4 kHz, Tamb 0-70°C
0.2 kHz < f < 1.0 kHz, Tamb -40-85°C
1.0 kHz < f < 3.4 kHz, Tamb -40-85°C
59
55
55
55
4 0.2 kHz < f < 3.4 kHz
40
ZT/200
20 35
66
66
66
66
66
66
66
66
66
66
66
66
66
66
66
66
50
VPeak
VPeak
Ω/wire
mArms /wire
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
dB
Figure 2. Overhead voltage, VTRO , two-
wire port
1
ωC
<<
R,
L
R=
L
600
Ω
RT = 120 kΩ, RRX = 60 kΩ
Figure 3. Longitudinal to metallic (BLME)
and Longitudinal to four-wire (BLFE)
balance
1
ωC
<<
150
Ω,
R
LR
=R
LT
=R
L
/2=300Ω
R
T
=
120
kΩ,
R
RX
=
60
kΩ
C
RL VTRO
ILDC
ELo C
RLT
RLR
TIPX
VTX
PBL 386 40/2
RINGX RSN
RT
RRX
E RX
TIPX
VTX
VTR PBL 386 40/2
RINGX
RSN
RT VTX
RRX
3
|
| @ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact) |