W216 Datasheet: Spread Spectrum FTG for 440BX and VIA Apollo Pro-133





W216 Spread Spectrum FTG for 440BX and VIA Apollo Pro-133 Datasheet

Part Number W216
Description Spread Spectrum FTG for 440BX and VIA Apollo Pro-133
Manufacture Cypress Semiconductor
Total Page 14 Pages
PDF Download Download W216 Datasheet PDF

Features: PRELIMINARY W216 Spread Spectrum FTG f or 440BX and VIA Apollo Pro-133 Feature s • Maximized EMI Suppression using C ypress’s Spread Spectrum Technology Single chip system FTG for Intel® 4 40BX AGPset and VIA Apollo Pro-133 • Three copies of CPU output • Seven co pies of PCI output • One 48-MHz outpu t for USB / One 24-MHz for SIO • Two buffered reference outputs • Two IOAP IC outputs • Seventeen SDRAM outputs provide support for 4 DIMMs • Support s frequencies up to 150 MHz • I2C™ interface for programming • Power man agement control inputs Table 1. Mode In put Table Mode 0 1 Pin 3 PCI_STOP# REF0 Key Specifications CPU Cycle-to-Cycle Jitter: .............................. ............ 250 ps CPU to CPU Output S kew: .................................. ....... 175 ps PCI to PCI Output Skew: ....................................... ..... 500 ps SDRAMIN to SDRAM0:15 Delay : ..........................3.7 ns typ. VDDQ3: .................................................................... 3.3V±5% VDDQ2.

Keywords: W216, datasheet, pdf, Cypress Semiconductor, Spread, Spectrum, FTG, for, 440BX, and, VIA, Apollo, Pro-133, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

PRELIMINARY
W216
Spread Spectrum FTG for 440BX and VIA Apollo Pro-133
Features
• Maximized EMI Suppression using Cypress’s Spread
Spectrum Technology
• Single chip system FTG for Intel® 440BX AGPset and
VIA Apollo Pro-133
• Three copies of CPU output
• Seven copies of PCI output
• One 48-MHz output for USB / One 24-MHz for SIO
• Two buffered reference outputs
• Two IOAPIC outputs
• Seventeen SDRAM outputs provide support for 4
DIMMs
• Supports frequencies up to 150 MHz
• I2C™ interface for programming
• Power management control inputs
Key Specifications
CPU Cycle-to-Cycle Jitter: .......................................... 250 ps
CPU to CPU Output Skew: ......................................... 175 ps
PCI to PCI Output Skew: ............................................ 500 ps
SDRAMIN to SDRAM0:15 Delay: ..........................3.7 ns typ.
VDDQ3: .................................................................... 3.3V±5%
VDDQ2: .................................................................... 2.5V±5%
SDRAM0:15 (leads) to SDRAM_F Skew: ..............0.4 ns typ.
Table 1. Mode Input Table
Mode
0
1
Pin 3
PCI_STOP#
REF0
Table 2. Pin Selectable Frequency
Input Address
FS3 FS2 FS1 FS0
CPU_F, 1:2
(MHz)
PCI_F, 0:5
(MHz)
1111
133.3
33.3 (CPU/4)
1110
124 31 (CPU/4)
1101
150 37.5 (CPU/4)
1100
140 35 (CPU/4)
1011
105 35 (CPU/3)
1010
110 36.7 (CPU/3)
1001
115 38.3 (CPU/3)
1000
120 40 (CPU/3)
0111
100 33.3 (CPU/3)
0110
Reserved
0101
112 37.3 (CPU/3)
0100
103 34.3 (CPU/3)
0011
66.8
33.4 (CPU/2)
0010
83.3
41.7 (CPU/2)
0001
75 37.5 (CPU/2)
0000
Reserved
Block Diagram
X1
X2
CLK_STOP#
XTAL
OSC
PLL Ref Freq
I/O Pin
Control
Stop
Clock
Control
PLL 1
Stop
Clock
Control
÷2,3,4
SDATA
SCLK
I2C
Logic
Stop
Clock
Control
SDRAMIN
PLL2
Stop
Clock
Control
VDDQ3
REF0/(PCI_STOP#)
REF1/FS2
VDDQ2
IOAPIC_F
IOAPIC0
VDDQ2
CPU_F
CPU1
CPU2
VDDQ3
PCI_F/MODE
PCI0/FS3
PCI1
PCI2
PCI3
PCI4
PCI5
VDDQ3
48MHz/FS1
24MHz/FS0
VDDQ3
SDRAM0:15
16 SDRAM_F
Pin Configuration[1]
VDDQ3
REF1/FS2
REF0/(PCI_STOP#)
GND
X1
X2
VDDQ3
PCI_F/MODE
PCI0/FS3
GND
PCI1
PCI2
PCI3
PCI4
VDDQ3
PCI5
SDRAMIN
SDRAM11
SDRAM10
VDDQ3
SDRAM9
SDRAM8
GND
SDRAM15
SDRAM14
GND
SDATA
SCLK
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
56 VDDQ2
55 IOAPIC0
54 IOAPIC_F
53 GND
52 CPU_F
51 CPU1
50 VDDQ2
49 CPU2
48 GND
47 CLK_STOP#
46 SDRAM_F
45 VDDQ3
44 SDRAM0
43 SDRAM1
42 GND
41 SDRAM2
40 SDRAM3
39 SDRAM4
38 SDRAM5
37 VDDQ3
36 SDRAM6
35 SDRAM7
34 GND
33 SDRAM12
32 SDRAM13
31 VDDQ3
30 24MHz/FS0
29 48MHz/FS1
Note:
1. Internal pull-up resistors should not be relied upon for setting I/O
pins HIGH. Pin function with parentheses determined by MODE pin
resistor strapping. Unlike other I/O pins, input FS3 has an internal
pull-down resistor.
Intel is a registered trademark of Intel Corporation. I2C is a trademark of Philips Corporation.
Cypress Semiconductor Corporation • 3901 North First Street • San Jose • CA 95134 • 408-943-2600
October 27, 1999, rev. **

                    
                    






Index : 0  1  2  3   4  5  6  7   8  9  A  B   C  D  E  F   G  H  I  J   K  L  M  N   O  P  Q  R   S  T  U  V   W  X  Y  Z
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)