CONTROLLER PAC. 82443LX Datasheet

82443LX Datasheet PDF, Equivalent


Part Number

82443LX

Description

INTEL 440LX AGPSET: 82443LX PCI A.G.P. CONTROLLER (PAC)

Manufacture

Intel Corporation

Total Page 30 Pages
PDF Download
Download 82443LX Datasheet PDF


82443LX Datasheet
E
INTEL 440LX AGPSET: 82443LX PCI
A.G.P. CONTROLLER (PAC)
T Supports the Pentium® II Processor at
a Bus Frequency of 66 MHz
Supports 32-Bit Addressing
Optimized In-Order and Request
Queue
Full Symmetric Multi-Processor
(SMP) Protocol for Up to Two
Processors
Dynamic Deferred Transaction
Support
GTL+ Compliant Host Bus
Supports WC Cycles
T Integrated DRAM Controller
EDO (Extended Data Out), and
Synchronous DRAM Support
Supports a Maximum Memory Size
of 512 MB With SDRAM, or 1 GB
With EDO
64/72-bit Path to Memory
Configurable DRAM Interface
Support for Auto Detection of
Memory Type: (DIMM Serial
Presence Detect)
8 RAS Lines Available
Support for 4-, 16- and 64-Mbit
DRAM devices
Support for Symmetrical and
Asymmetrical DRAM Addressing
Configurable Support for ECC/EC
ECC With Single Bit Error
Correction and Multiple Bit Error
Detection
Read-Around-Write Support for
Host and PCI DRAM Read Accesses
Supports 3.3V DRAMs
T Accelerated Graphics Port (A.G.P.)
Interface
A.G.P. Specification Compliant
A.G.P. 66/133 MHz 3.3V Devices
Supported
Synchronous Coupling to the Host
Bus Frequency
T PCI Bus Interface
PCI Revision 2.1 Interface
Compliant
Greater Than 100-MBps Data
Streaming for PCI-to-DRAM
Accesses
Integrated Arbiter With Multi-
Transaction PCI Arbitration
Acceleration Hooks
Five PCI Bus Masters are Supported
in Addition to the Host and PCI-to-
ISA I/O Bridge
Delayed Transaction Support
PCI Parity Checking and Generation
Support
T Data Buffering For Increased
Performance
Extensive CPU-to-DRAM, PCI-to-
DRAM, and A.G.P.-to-DRAM Write
Data Buffering
CPU-to-A.G.P., PCI-to-A.G.P., and
A.G.P.-to-PCI Data Buffering
Write Combining Support for
CPU-to-PCI Burst Writes
Supports Concurrent Host, PCI, and
A.G.P. Transactions to Main
Memory
T System Management Mode (SMM)
Compliant
T 492 Pin BGA Package
The 82443LX (PAC) is the first generation of desktop AGPset designed for the Pentium® II processor. The
82443LX PCI A.G.P. Controller (PAC) integrates a Host-to-PCI bridge, optimized DRAM controller and data
path, and an Accelerated Graphics Port (A.G.P.) interface. A.G.P. is a high performance, component level
interconnect, targeted at 3D graphics applications and based on a set of performance enhancements to PCI.
The I/O subsystem portion of the PAC platform is based on the PIIX4, a highly integrated version of the
Intel’s PCI-to-ISA bridge family. PAC is developed as the ultimate Pentium II processor platform and is
targeted for emerging 3D graphics and multimedia applications. The 440LX AGPset may contain design
defects or errors known as errata which may cause the product to deviate from published specifications.
Current characterized errata are available on request.
January 1998
Order Number: 290564-002

82443LX Datasheet
INTEL 82443LX (PAC)
E
A[31:3]#
ADS#
DPRI#
DNR#
CPURST#
DBSY#
DEFER#
HD[63:0]#
HIT#
HITM#
HLOCK#
HREQ[4:0]#
HTRDY#
INIT#
RS[2:0]#
RCSA[5:0]#
RCSA[7:6]#/MAB[3:2]
RCSB[7:0]#/MAB[13:6]
CDQA[7:0]#
CDQB1#
CDQB5#
SRAS[2:0]#
SRAS3#/MAB5
SCAS[2:0]#
SCAS3#/MAB4
MAA[13:0]
MAB[1:0]
WE[3:0]#
MD[63:0]
MECC[7:0]
CKE
HCLKIN
PCLKIN
GTLREF
AGPREF
VTT
REF5V
RSTIN#
CRESET#
ECCERR#
BREQ0#
TESTIN#
Host
Interface
DRAM
Interface
Clocks,
Reset,
Test,
and
Misc.
PCI Bus
Interface
(PCI #0)
A.G.P.
Interface
82443LX Block Diagram
2
AD[31:0]
C/BE[3:0]#
FRAME#
TRDY#
IRDY#
DEVSEL#
PAR
PERR#
SERR#
PLOCK#
STOP#
PHLD#
PHLDA#
WSC#
REQ[4:0]#
GNT[4:0]#
GAD[31:0]
GC/BE[3:0]#
GFRAME#
GIRDY#
GTRDY#
GSTOP#
GDEVSEL#
GPERR#
GSERR#
GREQ#
GGNT#
GPAR
PIPE#
SBA[7:0]
RBF#
STOP#
ST[2:0]
ADSTB_A
ADSTB_B
SBSTB
LX_BLK


Features Datasheet pdf E T T INTEL 440LX AGPSET: 82443LX PCI A .G.P. CONTROLLER (PAC) T Accelerated Gr aphics Port (A.G.P.) Interface  A.G. P. Specification Compliant  A.G.P. 6 6/133 MHz 3.3V Devices Supported  Sy nchronous Coupling to the Host Bus Freq uency PCI Bus Interface  PCI Revisio n 2.1 Interface Compliant  Greater T han 100-MBps Data Streaming for PCI-to- DRAM Accesses  Integrated Arbiter Wi th MultiTransaction PCI Arbitration Acc eleration Hooks  Five PCI Bus Master s are Supported in Addition to the Host and PCI-toISA I/O Bridge  Delayed T ransaction Support  PCI Parity Check ing and Generation Support Data Bufferi ng For Increased Performance  Extens ive CPU-to-DRAM, PCI-toDRAM, and A.G.P. -to-DRAM Write Data Buffering  CPU-t o-A.G.P., PCI-to-A.G.P., and A.G.P.-to- PCI Data Buffering  Write Combining Support for CPU-to-PCI Burst Writes  Supports Concurrent Host, PCI, and A.G .P. Transactions to Main Memory System Management Mode (SMM) Compliant 492 Pin BGA Package Supports the Pentium® II Processor a.
Keywords 82443LX, datasheet, pdf, Intel Corporation, INTEL, 440LX, AGPSET:, 82443LX, PCI, A.G.P., CONTROLLER, PAC, 2443LX, 443LX, 43LX, 82443L, 82443, 8244, Equivalent, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)