EDS1216AABH Datasheet (data sheet) PDF





EDS1216AABH Datasheet, (EDS1216AABH / EDS1216CABH) 128M bits SDRAM (8M words x 16 bits)

EDS1216AABH   EDS1216AABH  

Search Keywords: EDS1216AABH, datasheet, pdf, Elpida Memory, EDS1216AABH, /, EDS1216CABH, 128M, bits, SDRAM, 8M, words, x, 16, bits, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute, Equivalent

www.DataSheet4U.com DATA SHEET 128M bi ts SDRAM EDS1216AABH, EDS1216CABH (8M w ords × 16 bits) Description The EDS121 6AABH, EDS1216CABH are 128M bits SDRAM organized as 2,097,152 words × 16 bits × 4 banks. All inputs and outputs are synchronized with the positive edge of the clock. Supply voltages are 3.3V (E DS1216AABH) and 2.5V (EDS1216CABH). The y are packaged in 54-ball FBGA. Pin Co nfigurations /xxx indicate active low s ignal. 54-ball FBGA 1 A VSS DQ15 VSSQ V DDQ DQ0 VDD 2 3 4 5 6 7 8 9 B DQ14 DQ13 VDDQ VSSQ DQ2 DQ1 Features • • • • 3.3V and 2.5V power supply Clock frequency: 133MHz (max.) S ingle pulsed /RAS ×16 organization 4 b

EDS1216AABH Datasheet, (EDS1216AABH / EDS1216CABH) 128M bits SDRAM (8M words x 16 bits)

EDS1216AABH   EDS1216AABH  
anks can operate simultaneously and inde pendently • Burst read/write operatio n and burst read/single write operation capability • Programmable burst leng th (BL): 1, 2, 4, 8, full page • 2 va riations of burst sequence  Sequenti al (BL = 1, 2, 4, 8, full page)  Int erleave (BL = 1, 2, 4, 8) • Programma ble /CAS latency (CL): 2, 3 • Byte co ntrol by UDQM and LDQM • Refresh cycl es: 4096 refresh cycles/64ms • 2 vari ations of refresh  Auto refresh  Self refresh • FBGA package with lead free solder (Sn-Ag-Cu) C DQ12 DQ11 VS SQ VDDQ DQ4 DQ3 D DQ10 DQ9 VDDQ VSS Q DQ6 DQ5 E DQ8 NC VSS VDD LDQM DQ7 F UDQM CLK CKE /CAS /RAS /WE G NC A11 A 9 BA0 BA1 /CS H A8 A7 A6 A0 A1 A10 J VSS A5 A4 A3 A2 VDD (Top view) ww.Dat aSheet4U.com A0 to A11 BA0, BA1 DQ0 to DQ15 CLK CKE /CS /RAS /CAS /WE LDQM /U DQM VDD VSS VDDQ VSSQ NC Address input s Bank select Data inputs/ outputs Cloc k input Clock enable Chip select Row ad dress strobe Column address strobe Writ e enable Input/output mask Power supply Ground Power supply for DQ Ground for DQ No connection Document No. E0410E40 (Ver. 4.0) Date Published February 200 5 (K) Japan Printed in Japan URL: http: //www.elpida.com Elpida Memory, Inc. 2003-2005 www.DataSheet4U.com www.Dat aSheet4U www.DataSheet4U.com 4U.com DataSheet 4 U .com www.DataSHeet4U.com








@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)