A67P0618 SRAM Datasheet

A67P0618 Datasheet PDF, Equivalent


Part Number

A67P0618

Description

(A67P0618 / A67P9336) Pipelined ZeBL SRAM

Manufacture

AMIC Technology

Total Page 18 Pages
PDF Download
Download A67P0618 Datasheet PDF


A67P0618
www.DataSheet4U.com
A67P0618/A67P9336 Series
Preliminary
1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAM
Document Title
2M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAM
Revision History
Rev. No. History
0.0 Initial issue
Issue Date
September, 20, 2004
Remark
Preliminary
PRELIMINARY (September, 2004, Version 0.0)
AMIC Technology, Corp.

A67P0618
A67P0618/A67P9336 Series
Preliminary
1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM SRAM
Features
Fast access time:
2.6/2.8/3.2/3.5/3.8/4.2 (250/227/200/166/150/133MHz)
Zero Bus Latency between READ and WRITE cycles
allows 100% bus utilization
Signal +2.5V ± 5% power supply
Individual Byte Write control capability
Clock enable ( CEN) pin to enable clock and suspend
operations
Clock-controlled and registered address, data and
control signals
Registered output for pipelined applications
Three separate chip enables allow wide range of
options for CE control, address pipelining
Internally self-timed write cycle
Selectable BURST mode (Linear or Interleaved)
SLEEP mode (ZZ pin) provided
Available in 100 pin LQFP package
General Description
The AMIC Zero Bus Latency (ZeBLTM) SRAM family
employs high-speed, low-power CMOS designs using an
advanced CMOS process.
The A67P0618, A67P9336 SRAMs integrate a 1M X 18,
512K X 36 SRAM core with advanced synchronous
peripheral circuitry and a 2-bit burst counter. These SRAMs
are optimized for 100 percent bus utilization without the
insertion of any wait cycles during Write-Read alternation.
The positive edge triggered single clock input (CLK) controls
all synchronous inputs passing through the registers. The
synchronous inputs include all address, all data inputs,
active low chip enable ( CE), two additional chip enables for
easy depth expansion (CE2, CE2 ), cycle start input
(ADV/ LD ), synchronous clock enable ( CEN ), byte write
enables (BW1,BW2 ,BW3 ,BW4 ) and read/write (R/ W ).
Asynchronous inputs include the output enable ( OE ), clock
(CLK), SLEEP mode (ZZ, tied LOW if unused) and burst
mode (MODE). Burst Mode can provide either interleaved or
linear operation, burst operation can be initiated by
synchronous address Advance/Load (ADV/LD ) pin in Low
state. Subsequent burst address can be internally
generated by the chip and controlled by the same input pin
ADV/LD in High state.
Write cycles are internally self-time and synchronous with
the rising edge of the clock input and when R/ W is Low.
The feature simplified the write interface. Individual Byte
enables allow individual bytes to be written. BW1 controls
I/Oa pins; BW2 controls I/Ob pins; BW3 controls I/Oc pins;
and BW4 controls I/Od pins. Cycle types can only be
defined when an address is loaded.
The SRAM operates from a +2.5V power supply, and all
inputs and outputs are LVTTL-compatible. The device is
ideally suited for high bandwidth utilization systems.
PRELIMINARY (September, 2004, Version 0.0)
2
AMIC Technology, Corp.


Features www.DataSheet4U.com A67P0618/A67P9336 S eries Preliminary Document Title 2M X 1 8, 512K X 36 LVTTL, Pipelined ZeBLTM SR AM Revision History Rev. No. 0.0 1M X 18, 512K X 36 LVTTL, Pipelined ZeBLTM S RAM History Initial issue Issue Date September, 20, 2004 Remark Preliminary PRELIMINARY (September, 2004, Versio n 0.0) AMIC Technology, Corp. A67P061 8/A67P9336 Series Preliminary Features Fast access time: 2.6/2.8/3.2/3.5/3.8/4 .2 (250/227/200/166/150/133MHz) Zero Bu s Latency between READ and WRITE cycles allows 100% bus utilization Signal +2. 5V ± 5% power supply Individual Byte W rite control capability Clock enable ( CEN ) pin to enable clock and suspend o perations Clock-controlled and register ed address, data and control signals Re gistered output for pipelined applicati ons Three separate chip enables allow w ide range of options for CE control, ad dress pipelining Internally self-timed write cycle Selectable BURST mode (Line ar or Interleaved) SLEEP mode (ZZ pin) provided Available in 100.
Keywords A67P0618, datasheet, pdf, AMIC Technology, A67P0618, /, A67P9336, Pipelined, ZeBL, SRAM, 67P0618, 7P0618, P0618, A67P061, A67P06, A67P0, Equivalent, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)