74F191 Counter Datasheet

74F191 Datasheet, PDF, Equivalent


Part Number

74F191

Description

Up/Down Binary Counter

Manufacture

National Semiconductor

Total Page 10 Pages
Datasheet
Download 74F191 Datasheet


74F191
www.DataSheet4U.com
November 1994
54F 74F191
Up Down Binary Counter with Preset and Ripple Clock
General Description
The ’F191 is a reversible modulo-16 binary counter featur-
ing synchronous counting and asynchronous presetting
The preset feature allows the ’F191 to be used in program-
mable dividers The Count Enable input the Terminal Count
output and Ripple Clock output make possible a variety of
methods of implementing multistage counters In the count-
ing modes state changes are initiated by the rising edge of
the clock
Features
Y High-Speed 125 MHz typical count frequency
Y Synchronous counting
Y Asynchronous parallel load
Y Cascadable
Commercial
74F191PC
74F191SC (Note 1)
74F191SJ (Note 1)
Military
54F191DM (Note 2)
54F191FM (Note 2)
54F191LM (Note 2)
Package
Number
N16E
J16A
M16A
M16D
W16A
E20A
Package Description
16-Lead (0 300 Wide) Molded Dual-In-Line
16-Lead Ceramic Dual-In-Line
16-Lead (0 150 Wide) Molded Small Outline JEDEC
16-Lead (0 300 Wide) Molded Small Outline EIAJ
16-Lead Cerpack
20-Lead Ceramic Leadless Chip Carrier Type C
Note 1 Devices also available in 13 reel Use suffix e SCX and SJX
Note 2 Military grade device with environmental and burn-in processing Use suffix e DMQB FMQB and LMQB
Logic Symbols
Connection Diagrams
Pin Assignment for
DIP SOIC and Flatpak
Pin Assignment
for LCC
IEEE IEC
TL F 9495–1
TL F 9495 – 2
TL F 9495 – 3
TL F 9495–4
TRI-STATE is a registered trademark of National Semiconductor Corporation
C1995 National Semiconductor Corporation TL F 9495
RRD-B30M75 Printed in U S A

74F191
Unit Loading Fan Out
54F 74F
Pin Names
Description
U L Input IIH IIL
HIGH LOW Output IOH IOL
CE
CP
P0 – P3
PL
UD
Q0 – Q3
RC
TC
Count Enable Input (Active LOW)
Clock Pulse Input (Active Rising Edge)
Parallel Data Inputs
Asynchronous Parallel Load Input (Active LOW)
Up Down Count Control Input
Flip-Flop Outputs
Ripple Clock Output (Active LOW)
Terminal Count Output (Active HIGH)
10 30
10 10
10 10
10 10
10 10
50 33 3
50 33 3
50 33 3
20 mA b1 8 mA
20 mA b0 6 mA
20 mA b0 6 mA
20 mA b0 6 mA
20 mA b0 6 mA
b1 mA 20 mA
b1 mA 20 mA
b1 mA 20 mA
Functional Description
The ’F191 is a synchronous up down 4-bit binary counter It
contains four edge-triggered flip-flops with internal gating
and steering logic to provide individual preset count-up and
count-down operations
Each circuit has an asynchronous parallel load capability
permitting the counter to be preset to any desired number
When the Parallel Load (PL) input is LOW information pres-
ent on the Parallel Data inputs (P0–P3) is loaded into the
counter and appears on the Q outputs This operation over-
rides the counting functions as indicated in the Mode Se-
lect Table
A HIGH signal on the CE input inhibits counting When CE is
LOW internal state changes are initiated synchronously by
the LOW-to-HIGH transition of the clock input The direction
of counting is determined by the U D input signal as indi-
cated in the Mode Select Table CE and U D can be
changed with the clock in either state provided only that the
recommended setup and hold times are observed
Two types of outputs are provided as overflow underflow
indicators The Terminal Count (TC) output is normally LOW
and goes HIGH when a circuit reaches zero in the count-
down mode or reaches 15 in the count-up mode The TC
output will then remain HIGH until a state change occurs
whether by counting or presetting or until U D is changed
The TC output should not be used as a clock signal be-
cause it is subject to decoding spikes
The TC signal is also used internally to enable the Ripple
Clock (RC) output The RC output is normally HIGH When
CE is LOW and TC is HIGH the RC output will go LOW
when the clock next goes LOW and will stay LOW until the
clock goes HIGH again This feature simplifies the design of
multistage counters as indicated in Figures 1 and 2 In Fig-
ure 1 each RC output is used as the clock input for the next
higher stage This configuration is particularly advantageous
when the clock source has a limited drive capability since it
drives only the first stage To prevent counting in all stages
it is only necessary to inhibit the first stage since a HIGH
signal on CE inhibits the RC output pulse as indicated in the
RC Truth Table A disadvantage of this configuration in
some applications is the timing skew between state chang-
es in the first and last stages This represents the cumula-
tive delay of the clock as it ripples through the preceding
stages
A method of causing state changes to occur simultaneously
in all stages is shown in Figure 2 All clock inputs are driven
in parallel and the RC outputs propagate the carry borrow
signals in ripple fashion In this configuration the LOW state
duration of the clock must be long enough to allow the neg-
ative-going edge of the carry borrow signal to ripple through
to the last stage before the clock goes HIGH There is no
such restriction on the HIGH state duration of the clock
since the RC output of any device goes HIGH shortly after
its CP input goes HIGH
The configuration shown in Figure 3 avoids ripple delays
and their associated restrictions The CE input for a given
stage is formed by combining the TC signals from all the
preceding stages Note that in order to inhibit counting an
enable signal must be included in each carry gate The sim-
ple inhibit scheme of Figures 1 and 2 doesn’t apply be-
cause the TC output of a given stage is not affected by its
own CE
Mode Select Table
Inputs
PL CE U D
CP
Mode
HL
HL
LX
HH
L L Count Up
H L Count Down
X X Preset (Asyn )
X X No Change (Hold)
RC Truth Table
Inputs
CE TC
CP
LH
HX
XL
X
X
TC is generated internally
H e HIGH Voltage Level
L e LOW Voltage Level
X e Immaterial
L e LOW-to-HIGH Clock Transition
e LOW Pulse
Output
RC
H
H
2


Features www.DataSheet4U.com 54F 74F191 Up Down Binary Counter with Preset and Ripple C lock November 1994 54F 74F191 Up Down Binary Counter with Preset and Ripple Clock General Description The ’F191 i s a reversible modulo-16 binary counter featuring synchronous counting and asy nchronous presetting The preset feature allows the ’F191 to be used in progr ammable dividers The Count Enable input the Terminal Count output and Ripple C lock output make possible a variety of methods of implementing multistage coun ters In the counting modes state change s are initiated by the rising edge of t he clock Features Y Y Y Y High-Speed 125 MHz typical count frequency Synchro nous counting Asynchronous parallel loa d Cascadable Commercial 74F191PC Mili tary Package Number N16E Package Desc ription 16-Lead (0 300 Wide) Molded Dua l-In-Line 16-Lead Ceramic Dual-In-Line 16-Lead (0 150 Wide) Molded Small Outli ne JEDEC 16-Lead (0 300 Wide) Molded Sm all Outline EIAJ 16-Lead Cerpack 20-Lead Ceramic Leadless Chip Carr.
Keywords 74F191, datasheet, pdf, National Semiconductor, Up/Down, Binary, Counter, 4F191, F191, 191, 74F19, 74F1, 74F, Equivalent, stock, pinout, distributor, price, schematic, inventory, databook, Electronic, Components, Parameters, parts, cross reference, chip, Semiconductor, circuit, Electric, manual, substitute




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)