DatasheetsPDF.com

54ACT112

Dual JK Negative Edge-Triggered Flip-Flop

Description

www.DataSheet4U.com 54ACT112 Dual JK Negative Edge-Triggered Flip-Flop September 1998 54ACT112 Dual JK Negative Edge-Triggered Flip-Flop General Description The ’ACT112 contains two independent, high-speed JK flip-flops with Direct Set and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltag...

National Semiconductor

Download 54ACT112 Datasheet

Similar Datasheet

54ACT109 Dual JK Positive Edge-Triggered Flip-Flop - National Semiconductor
54ACT11000 QUADRUPLE 2-INPUT POSITIVE-NAND GATES - Texas Instruments
54ACT11002 QUADRUPLE 2-INPUT POSITIVE-NOR GATES - Texas Instruments
54ACT11010 Triple 3-Input Positive-NAND Gates - Texas Instruments
54ACT11011 TRIPLE 3-INPUT POSITIVE-AND GATES - Texas Instruments
54ACT11021 DUAL 4-INPUT POSITIVE-AND GATES - Texas Instruments
54ACT11027 TRIPLE 3-INPUT POSITIVE-NOR GATES - Texas Instruments
54ACT11030 8-INPUT POSITIVE-NAND GATES - Texas Instruments
54ACT11034 Hex Noninverters - Texas Instruments
54ACT11109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS - Texas Instruments

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)