DatasheetsPDF.com

NB6N14S

ON Semiconductor
Part Number NB6N14S
Manufacturer ON Semiconductor
Description Differential Input to LVDS Fanout Buffer/Translator
Published Apr 21, 2007
Detailed Description NB6N14S 3.3 V 1:4 AnyLevelt Differential Input to LVDS Fanout Buffer/Translator The NB6N14S is a differential 1:4 Clock ...
Datasheet PDF File NB6N14S PDF File

NB6N14S
NB6N14S

Overview
NB6N14S 3.
3 V 1:4 AnyLevelt Differential Input to LVDS Fanout Buffer/Translator The NB6N14S is a differential 1:4 Clock or Data Receiver and will accept AnyLevelt differential input signals: LVPECL, CML or LVDS.
These signals will be translated to LVDS and four identical copies of Clock or Data will be distributed, operating up to 2.
0 GHz or 2.
5 Gb/s, respectively.
As such, the NB6N14S is ideal for SONET, GigE, Fiber Channel, Backplane and other Clock or Data distribution applications.
The NB6N14S has a wide input common mode range from GND + 50 mV to VCC − 50 mV.
Combined with the 50 W internal termination resistors at the inputs, the NB6N14S is ideal for translating a variety of differenti...


Similar Datasheet


Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)