DatasheetsPDF.com

CY7C335

Universal Synchronous EPLD

Description

1CY 7C33 5 fax id: 6018 CY7C335 www.DataSheet4U.com Universal Synchronous EPLD Features 100-MHz output registered operation Twelve I/O macrocells, each having: — Registered, three-state I/O pins — Input and output register clock select multiplexer — Feed back multiplexer — Output enable (OE) multiplexer Bypass on input and output r...

Cypress Semiconductor

Download CY7C335 Datasheet

Similar Datasheet

CY7C325 Timing Control Unit - Cypress
CY7C331 Asynchronous Registered EPLD - Cypress Semiconductor
CY7C335 Universal Synchronous EPLD - Cypress Semiconductor
CY7C340 Multiple Array Matrix High-Density EPLDs - Cypress
CY7C341B 192-Macrocell MAX EPLD - Cypress Semiconductor
CY7C342 128-Macrocell MAX EPLDs - Cypress
CY7C342B 128-Macrocell MAX EPLDs - Cypress
CY7C343 64-Macrocell MAX EPLD - Cypress
CY7C343B 64-Macrocell MAX EPLD - Cypress
CY7C344 32-Macrocell MAX EPLD - Cypress Semiconductor

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)