DatasheetsPDF.com
CY7C1411JV18
(CY7C14xxJV18) 36-Mbit QDR-II SRAM 4-Word Burst Architecture
Description
CY7C1411JV18, CY7C1426JV18 www.DataSheet4U.com CY7C1413JV18, CY7C1415JV18 36-Mbit QDR™-II SRAM 4-Word Burst Architecture Features ■ Configurations CY7C1411JV18 – 4M x 8 CY7C1426JV18 – 4M x 9 CY7C1413JV18 – 2M x 18 CY7C1415JV18 – 1M x 36 Separate independent read and write data ports ❐ Supports concurrent transactions 300 MHz clock for high bandwidth 4-wor...
Cypress Semiconductor
Download CY7C1411JV18 Datasheet
Similar Datasheet
CY7C1411JV18
(CY7C14xxJV18) 36-Mbit QDR-II SRAM 4-Word Burst Architecture
- Cypress Semiconductor
@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (
Privacy Policy & Contact
)
