DatasheetsPDF.com

32Mbit PSRAM. M36L0T7050B0 Datasheet

DatasheetsPDF.com

32Mbit PSRAM. M36L0T7050B0 Datasheet






M36L0T7050B0 PSRAM. Datasheet pdf. Equivalent




M36L0T7050B0 PSRAM. Datasheet pdf. Equivalent





Part

M36L0T7050B0

Description

(M36L0T7050T0 / M36L0T7050B0) 128Mbit Flash Memory 32Mbit PSRAM



Feature


www.DataSheet4U.com M36L0T7050T0 M36L0T 7050B0 128Mbit (Multiple Bank, Multi-Le vel, Burst) Flash Memory 32Mbit (2M x16 ) PSRAM, Multi-Chip Package FEATURES SU MMARY MULTI-CHIP PACKAGE – 1 die of 1 28Mbit (8Mx16, Multiple Bank, Multi-lev el, Burst) Flash Memory – 1 die of 32 Mbit (2Mx16) Pseudo SRAM ■ SUPPLY VOL TAGE – VDDF = 1.7 to 2V – VDDP = VD DQ = 2.7 to 3.3V – VPP = 9V .
Manufacture

STMicroelectronics

Datasheet
Download M36L0T7050B0 Datasheet


STMicroelectronics M36L0T7050B0

M36L0T7050B0; for fast program (12V tolerant) ■ ELEC TRONIC SIGNATURE – Manufacturer Code: 20h – Device Code (Top Flash Configu ration) M36L0T7050T0: 88C4h – Device Code (Bottom Flash Configuration) M36L0 T7050B0: 88C5h ■ PACKAGE – Complian t with Lead-Free Soldering Processes Lead-Free Versions FLASH MEMORY ■ S YNCHRONOUS / ASYNCHRONOUS READ – Sync hronous Burst Read mode: 50MHz – Asy.


STMicroelectronics M36L0T7050B0

nchronous Page Read mode – Random Acce ss: 90ns ■ SYNCHRONOUS BURST READ SUS PEND ■ PROGRAMMING TIME – 10µs typ ical Word program time using Write to B uffer and Program ■ MEMORY ORGANIZATI ON – Multiple Bank Memory Array: 8 Mb it Banks – Parameter Blocks (Top or B ottom location) ■ DUAL OPERATIONS – program/erase in one Bank while read i n others – No delay between read and .


STMicroelectronics M36L0T7050B0

write operations ■ SECURITY – 64 bit unique device number – 2112 bit user programmable OTP Cells ■ Figure 1. Package FBGA TFBGA88 (ZAQ) 8 x 10mm BLOCK LOCKING – All blocks locked at power-up – Any combination of blocks can be locked with zero latency – WP for Block Lock-Down – Absolute Write Protection with VPP = VSS ■ COMMON FL ASH INTERFACE (CFI) ■ 100,000 PROGRA.

Part

M36L0T7050B0

Description

(M36L0T7050T0 / M36L0T7050B0) 128Mbit Flash Memory 32Mbit PSRAM



Feature


www.DataSheet4U.com M36L0T7050T0 M36L0T 7050B0 128Mbit (Multiple Bank, Multi-Le vel, Burst) Flash Memory 32Mbit (2M x16 ) PSRAM, Multi-Chip Package FEATURES SU MMARY MULTI-CHIP PACKAGE – 1 die of 1 28Mbit (8Mx16, Multiple Bank, Multi-lev el, Burst) Flash Memory – 1 die of 32 Mbit (2Mx16) Pseudo SRAM ■ SUPPLY VOL TAGE – VDDF = 1.7 to 2V – VDDP = VD DQ = 2.7 to 3.3V – VPP = 9V .
Manufacture

STMicroelectronics

Datasheet
Download M36L0T7050B0 Datasheet




 M36L0T7050B0
www.DataSheet4U.com
M36L0T7050T0
M36L0T7050B0
128Mbit (Multiple Bank, Multi-Level, Burst) Flash Memory
32Mbit (2M x16) PSRAM, Multi-Chip Package
FEATURES SUMMARY
MULTI-CHIP PACKAGE
– 1 die of 128Mbit (8Mx16, Multiple Bank,
Multi-level, Burst) Flash Memory
– 1 die of 32Mbit (2Mx16) Pseudo SRAM
SUPPLY VOLTAGE
– VDDF = 1.7 to 2V
– VDDP = VDDQ = 2.7 to 3.3V
– VPP = 9V for fast program (12V tolerant)
ELECTRONIC SIGNATURE
– Manufacturer Code: 20h
– Device Code (Top Flash Configuration)
M36L0T7050T0: 88C4h
– Device Code (Bottom Flash
Configuration) M36L0T7050B0: 88C5h
PACKAGE
– Compliant with Lead-Free Soldering
Processes
– Lead-Free Versions
FLASH MEMORY
SYNCHRONOUS / ASYNCHRONOUS READ
– Synchronous Burst Read mode: 50MHz
– Asynchronous Page Read mode
– Random Access: 90ns
SYNCHRONOUS BURST READ SUSPEND
PROGRAMMING TIME
– 10µs typical Word program time using
Write to Buffer and Program
MEMORY ORGANIZATION
– Multiple Bank Memory Array: 8 Mbit
Banks
– Parameter Blocks (Top or Bottom
location)
DUAL OPERATIONS
– program/erase in one Bank while read in
others
– No delay between read and write
operations
SECURITY
– 64 bit unique device number
– 2112 bit user programmable OTP Cells
Figure 1. Package
FBGA
TFBGA88 (ZAQ)
8 x 10mm
BLOCK LOCKING
– All blocks locked at power-up
– Any combination of blocks can be locked
with zero latency
– WP for Block Lock-Down
– Absolute Write Protection with VPP = VSS
COMMON FLASH INTERFACE (CFI)
100,000 PROGRAM/ERASE CYCLES per
BLOCK
PSRAM
ACCESS TIME: 70ns
LOW STANDBY CURRENT: 100µA
DEEP POWER-DOWN CURRENT: 10µA
BYTE CONTROL: UBP/LBP
PROGRAMMABLE PARTIAL ARRAY
8 WORD PAGE ACCESS CAPABILITY: 18ns
POWER-DOWN MODES
– Deep Power-Down
– 4 Mbit Partial Array Refresh
– 8 Mbit Partial Array Refresh
– 16 Mbit Partial Array Refresh
December 2004
1/18




 M36L0T7050B0
M36L0T7050T0, M36L0T7050B0
www.DataSheet4U.com
TABLE OF CONTENTS
FEATURES SUMMARY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
FLASH MEMORY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
Figure 1. Package. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
PSRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
SUMMARY DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Figure 2. Logic Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Table 1. Signal Names . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4
Figure 3. TFBGA Connections (Top view through package) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
SIGNAL DESCRIPTIONS . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Address Inputs (A0-A22). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Data Input/Output (DQ0-DQ15). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Flash Chip Enable (EF).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Flash Output Enable (GF). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Flash Write Enable (WF).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Flash Write Protect (WPF). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Flash Reset (RPF). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Flash Latch Enable (LF). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Flash Clock (KF). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Flash Wait (WAITF).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Chip Enable (E1P). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Chip Enable (E2P). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Output Enable (GP).. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
Write Enable (WP). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Upper Byte Enable (UBP). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
Lower Byte Enable (LBP). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
VDDF Supply Voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
VDDP Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
VDDQ Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
VPPF Program Supply Voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
VSS Ground.. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
FUNCTIONAL DESCRIPTION . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Figure 4. Functional Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8
Table 2. Main Operating Modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
FLASH MEMORY DEVICE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
PSRAM DEVICE . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
Table 3. Power-Down Configuration Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
MAXIMUM RATING. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2/18




 M36L0T7050B0
www.DataSheet4U.com
M36L0T7050T0, M36L0T7050B0
Table 4. Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
DC AND AC PARAMETERS. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Table 5. Operating and AC Measurement Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 5. AC Measurement I/O Waveform . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Figure 6. AC Measurement Load Circuit. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Table 6. Device Capacitance. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Table 7. Flash DC Characteristics - Currents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
Table 8. Flash Memory DC Characteristics - Voltages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
Table 9. PSRAM DC Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14
PACKAGE MECHANICAL . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
Figure 7. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Bottom View Outline15
Table 10. Stacked TFBGA88 8x10mm - 8x10 active ball array, 0.8mm pitch, Package Data. . . . . 15
PART NUMBERING . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
Table 11. Ordering Information Scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
REVISION HISTORY . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
Table 12. Document Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
3/18






Recommended third-party M36L0T7050B0 Datasheet






@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site (Privacy Policy & Contact)