CY7C1311CV18, CY7C1911CV18 CY7C1313CV18, CY7C1315CV18
18-Mbit QDR™-II SRAM 4-Word Burst Architecture
Features
■
Configurations
CY7C1311CV18 – 2M x 8 CY7C1911CV18 – 2M x 9 CY7C1313CV18 – 1M x 18 CY7C1315CV18 – 512K x 36
Separate independent read and write data ports ❐ Supports concurrent transactions 300 MHz clock for high bandwidth 4-word burst for reduci...
